 Pedro Gimeno
|
0008b9d10e
Optimize one of the loops, to remove 5 cycles
|
il y a 4 ans |
|
Pedro Gimeno
|
4e745657ac
Add write loops for gaps of 19 to 24 cycles between writes
|
il y a 4 ans |
|
Pedro Gimeno
|
c8083b50a0
Add 3 more write loops with different separations, with results
|
il y a 4 ans |
|
Pedro Gimeno
|
6e39c069a6
Move FillVRAM, BlankVideo, UnblankVideo to the bottom
|
il y a 4 ans |
|
Pedro Gimeno
|
074f89806b
Prepare the code for write loops of other lengths (2/2)
|
il y a 4 ans |
|
Pedro Gimeno
|
242c6dd8be
Prepare the code for write loops of other lengths (1/2)
|
il y a 4 ans |
|
Pedro Gimeno
|
58b596792c
Drop the Bit Array and change strategy
|
il y a 4 ans |
|
Pedro Gimeno
|
856d034e51
Optimize comparison code a little bit
|
il y a 4 ans |
|
Pedro Gimeno
|
d2899fc9ea
Switch to autolocal labels
|
il y a 4 ans |
|
Pedro Gimeno
|
0642fa84c8
Find the first cycle at which a fast write fails and report it
|
il y a 4 ans |
|
Pedro Gimeno
|
d474d7b267
Comment fix: wrong register
|
il y a 4 ans |
|
Pedro Gimeno
|
799d19f4ba
Use memory to store the division result, and IY for error reporting
|
il y a 4 ans |
|
Pedro Gimeno
|
90fa9f8129
Add the phase earlier, to avoid another addition
|
il y a 4 ans |
|
Pedro Gimeno
|
461f51c5db
Fix a bunch of issues with the VRAM timing test program
|
il y a 4 ans |
|
Pedro Gimeno
|
fcb0fa2959
Minor comment corrections
|
il y a 4 ans |
|
Pedro Gimeno
|
bfb802ff02
A stale -5 in a comment screwed the T-state count in DivCycFrmByC
|
il y a 4 ans |
|
Pedro Gimeno
|
38f35f547d
Fix start address again to be 3000h for real this time
|
il y a 4 ans |
|
Pedro Gimeno
|
992bb5118d
Rename bitmap to bit array, TimeBM to TimingBA
|
il y a 4 ans |
|
Pedro Gimeno
|
87d1c5b8ff
Move VRAM address to 3000h
|
il y a 4 ans |
|
Pedro Gimeno
|
777d72fd58
Rename and update stuff
|
il y a 4 ans |
|
Pedro Gimeno
|
3891b219c3
Fix starting value of VDP address
|
il y a 4 ans |
|
Pedro Gimeno
|
f4f2ac16ce
Fill only 16383 bytes; change fill bytes; track VRAM address
|
il y a 4 ans |
|
Pedro Gimeno
|
dff9e3af52
Finished first test preliminarily
|
il y a 4 ans |
|
Pedro Gimeno
|
d801ff33a6
Progress on formalizing the VRAM timing measurement
|
il y a 4 ans |
|
Pedro Gimeno
|
01673b19f2
Misc minor details
|
il y a 4 ans |
|
Pedro Gimeno
|
a646f34d00
Incorporate division code and use it for a faster loop
|
il y a 4 ans |
|
Pedro Gimeno
|
d5f60c7afa
Start work on a 49T loop instead of 64T (will require division)
|
il y a 4 ans |
|
Pedro Gimeno
|
6aba8bd752
WIP VRAM timing test
|
il y a 4 ans |
