| .. |
|
crcgen @ 1e8118161a
|
fe465a179c
Update crcgen
|
5 years ago |
|
.gitignore
|
fe465a179c
Update crcgen
|
5 years ago |
|
Makefile
|
efa9f177f8
crcgen: Fix make rule
|
5 years ago |
|
block_ram_mod.v
|
e2542fed3c
Add FPGA PHY source code
|
5 years ago |
|
build_toolchain.sh
|
fd7746c459
build-toolchain: Do not override PYTHONPATH
|
5 years ago |
|
edge_detect_mod.v
|
e2542fed3c
Add FPGA PHY source code
|
5 years ago |
|
led_blink_mod.v
|
2a97e0444f
fpga: Add LED blinker
|
5 years ago |
|
main.v
|
0e4226eb30
phy-fpha: Declare miso as inout
|
5 years ago |
|
parity_func.v
|
e2542fed3c
Add FPGA PHY source code
|
5 years ago |
|
profibus_phy_mod.v
|
4db238f9ef
phy-fpga: Set CRC error flag
|
5 years ago |
|
spi_slave_mod.v
|
bf2afdb4e8
fpga: re-arrange pins
|
5 years ago |
|
sync_signal_mod.v
|
e2542fed3c
Add FPGA PHY source code
|
5 years ago |
|
tinyfpga_bx.pcf
|
e2542fed3c
Add FPGA PHY source code
|
5 years ago |
|
tinyfpga_bx_program.sh
|
0835c8771e
tinyfpga_bx_program: Update bootloader, if required
|
5 years ago |
|
uart_mod.v
|
1eabd5e26d
uart: Limit sym timer
|
5 years ago |
Michael Buesch
efa9f177f8
crcgen: Fix make rule