Home Explore Help
Sign In
weimzh
/
amlogic-aml8726-mx-kernel
Watch 1
Star 0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: master
Branches Tags
amlogic-aml8...
/
sound
/
pci
/
oxygen
/
cs4245.h

cs4245.h 2.8 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108 
  1. #define CS4245_CHIP_ID		0x01
    2. 

  2. #define CS4245_POWER_CTRL	0x02
    3. 

  3. #define CS4245_DAC_CTRL_1	0x03
    4. 

  4. #define CS4245_ADC_CTRL		0x04
    5. 

  5. #define CS4245_MCLK_FREQ	0x05
    6. 

  6. #define CS4245_SIGNAL_SEL	0x06
    7. 

  7. #define CS4245_PGA_B_CTRL	0x07
    8. 

  8. #define CS4245_PGA_A_CTRL	0x08
    9. 

  9. #define CS4245_ANALOG_IN	0x09
    10. 

  10. #define CS4245_DAC_A_CTRL	0x0a
    11. 

  11. #define CS4245_DAC_B_CTRL	0x0b
    12. 

  12. #define CS4245_DAC_CTRL_2	0x0c
    13. 

  13. #define CS4245_INT_STATUS	0x0d
    14. 

  14. #define CS4245_INT_MASK		0x0e
    15. 

  15. #define CS4245_INT_MODE_MSB	0x0f
    16. 

  16. #define CS4245_INT_MODE_LSB	0x10
    17. 

  17. 

  18. /* Chip ID */
    19. 

  19. #define CS4245_CHIP_PART_MASK	0xf0
    20. 

  20. #define CS4245_CHIP_REV_MASK	0x0f
    21. 

  21. 

  22. /* Power Control */
    23. 

  23. #define CS4245_FREEZE		0x80
    24. 

  24. #define CS4245_PDN_MIC		0x08
    25. 

  25. #define CS4245_PDN_ADC		0x04
    26. 

  26. #define CS4245_PDN_DAC		0x02
    27. 

  27. #define CS4245_PDN		0x01
    28. 

  28. 

  29. /* DAC Control */
    30. 

  30. #define CS4245_DAC_FM_MASK	0xc0
    31. 

  31. #define CS4245_DAC_FM_SINGLE	0x00
    32. 

  32. #define CS4245_DAC_FM_DOUBLE	0x40
    33. 

  33. #define CS4245_DAC_FM_QUAD	0x80
    34. 

  34. #define CS4245_DAC_DIF_MASK	0x30
    35. 

  35. #define CS4245_DAC_DIF_LJUST	0x00
    36. 

  36. #define CS4245_DAC_DIF_I2S	0x10
    37. 

  37. #define CS4245_DAC_DIF_RJUST_16	0x20
    38. 

  38. #define CS4245_DAC_DIF_RJUST_24	0x30
    39. 

  39. #define CS4245_RESERVED_1	0x08
    40. 

  40. #define CS4245_MUTE_DAC		0x04
    41. 

  41. #define CS4245_DEEMPH		0x02
    42. 

  42. #define CS4245_DAC_MASTER	0x01
    43. 

  43. 

  44. /* ADC Control */
    45. 

  45. #define CS4245_ADC_FM_MASK	0xc0
    46. 

  46. #define CS4245_ADC_FM_SINGLE	0x00
    47. 

  47. #define CS4245_ADC_FM_DOUBLE	0x40
    48. 

  48. #define CS4245_ADC_FM_QUAD	0x80
    49. 

  49. #define CS4245_ADC_DIF_MASK	0x10
    50. 

  50. #define CS4245_ADC_DIF_LJUST	0x00
    51. 

  51. #define CS4245_ADC_DIF_I2S	0x10
    52. 

  52. #define CS4245_MUTE_ADC		0x04
    53. 

  53. #define CS4245_HPF_FREEZE	0x02
    54. 

  54. #define CS4245_ADC_MASTER	0x01
    55. 

  55. 

  56. /* MCLK Frequency */
    57. 

  57. #define CS4245_MCLK1_MASK	0x70
    58. 

  58. #define CS4245_MCLK1_SHIFT	4
    59. 

  59. #define CS4245_MCLK2_MASK	0x07
    60. 

  60. #define CS4245_MCLK2_SHIFT	0
    61. 

  61. #define CS4245_MCLK_1		0
    62. 

  62. #define CS4245_MCLK_1_5		1
    63. 

  63. #define CS4245_MCLK_2		2
    64. 

  64. #define CS4245_MCLK_3		3
    65. 

  65. #define CS4245_MCLK_4		4
    66. 

  66. 

  67. /* Signal Selection */
    68. 

  68. #define CS4245_A_OUT_SEL_MASK	0x60
    69. 

  69. #define CS4245_A_OUT_SEL_HIZ	0x00
    70. 

  70. #define CS4245_A_OUT_SEL_DAC	0x20
    71. 

  71. #define CS4245_A_OUT_SEL_PGA	0x40
    72. 

  72. #define CS4245_LOOP		0x02
    73. 

  73. #define CS4245_ASYNCH		0x01
    74. 

  74. 

  75. /* Channel B/A PGA Control */
    76. 

  76. #define CS4245_PGA_GAIN_MASK	0x3f
    77. 

  77. 

  78. /* ADC Input Control */
    79. 

  79. #define CS4245_PGA_SOFT		0x10
    80. 

  80. #define CS4245_PGA_ZERO		0x08
    81. 

  81. #define CS4245_SEL_MASK		0x07
    82. 

  82. #define CS4245_SEL_MIC		0x00
    83. 

  83. #define CS4245_SEL_INPUT_1	0x01
    84. 

  84. #define CS4245_SEL_INPUT_2	0x02
    85. 

  85. #define CS4245_SEL_INPUT_3	0x03
    86. 

  86. #define CS4245_SEL_INPUT_4	0x04
    87. 

  87. #define CS4245_SEL_INPUT_5	0x05
    88. 

  88. #define CS4245_SEL_INPUT_6	0x06
    89. 

  89. 

  90. /* DAC Channel A/B Volume Control */
    91. 

  91. #define CS4245_VOL_MASK		0xff
    92. 

  92. 

  93. /* DAC Control 2 */
    94. 

  94. #define CS4245_DAC_SOFT		0x80
    95. 

  95. #define CS4245_DAC_ZERO		0x40
    96. 

  96. #define CS4245_INVERT_DAC	0x20
    97. 

  97. #define CS4245_INT_ACTIVE_HIGH	0x01
    98. 

  98. 

  99. /* Interrupt Status/Mask/Mode */
    100. 

  100. #define CS4245_ADC_CLK_ERR	0x08
    101. 

  101. #define CS4245_DAC_CLK_ERR	0x04
    102. 

  102. #define CS4245_ADC_OVFL		0x02
    103. 

  103. #define CS4245_ADC_UNDRFL	0x01
    104. 

  104. 

  105. 

  106. #define CS4245_SPI_ADDRESS	(0x9e << 16)
    107. 

  107. #define CS4245_SPI_WRITE	(0 << 16)
    108. 

  108.