smctr.c 185 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719
  1. /*
  2. * smctr.c: A network driver for the SMC Token Ring Adapters.
  3. *
  4. * Written by Jay Schulist <jschlst@samba.org>
  5. *
  6. * This software may be used and distributed according to the terms
  7. * of the GNU General Public License, incorporated herein by reference.
  8. *
  9. * This device driver works with the following SMC adapters:
  10. * - SMC TokenCard Elite (8115T, chips 825/584)
  11. * - SMC TokenCard Elite/A MCA (8115T/A, chips 825/594)
  12. *
  13. * Source(s):
  14. * - SMC TokenCard SDK.
  15. *
  16. * Maintainer(s):
  17. * JS Jay Schulist <jschlst@samba.org>
  18. *
  19. * Changes:
  20. * 07102000 JS Fixed a timing problem in smctr_wait_cmd();
  21. * Also added a bit more discriptive error msgs.
  22. * 07122000 JS Fixed problem with detecting a card with
  23. * module io/irq/mem specified.
  24. *
  25. * To do:
  26. * 1. Multicast support.
  27. *
  28. * Initial 2.5 cleanup Alan Cox <alan@lxorguk.ukuu.org.uk> 2002/10/28
  29. */
  30. #include <linux/module.h>
  31. #include <linux/kernel.h>
  32. #include <linux/types.h>
  33. #include <linux/fcntl.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/ptrace.h>
  36. #include <linux/ioport.h>
  37. #include <linux/in.h>
  38. #include <linux/string.h>
  39. #include <linux/time.h>
  40. #include <linux/errno.h>
  41. #include <linux/init.h>
  42. #include <linux/mca-legacy.h>
  43. #include <linux/delay.h>
  44. #include <linux/netdevice.h>
  45. #include <linux/etherdevice.h>
  46. #include <linux/skbuff.h>
  47. #include <linux/trdevice.h>
  48. #include <linux/bitops.h>
  49. #include <linux/firmware.h>
  50. #include <asm/system.h>
  51. #include <asm/io.h>
  52. #include <asm/dma.h>
  53. #include <asm/irq.h>
  54. #if BITS_PER_LONG == 64
  55. #error FIXME: driver does not support 64-bit platforms
  56. #endif
  57. #include "smctr.h" /* Our Stuff */
  58. static const char version[] __initdata =
  59. KERN_INFO "smctr.c: v1.4 7/12/00 by jschlst@samba.org\n";
  60. static const char cardname[] = "smctr";
  61. #define SMCTR_IO_EXTENT 20
  62. #ifdef CONFIG_MCA_LEGACY
  63. static unsigned int smctr_posid = 0x6ec6;
  64. #endif
  65. static int ringspeed;
  66. /* SMC Name of the Adapter. */
  67. static char smctr_name[] = "SMC TokenCard";
  68. static char *smctr_model = "Unknown";
  69. /* Use 0 for production, 1 for verification, 2 for debug, and
  70. * 3 for very verbose debug.
  71. */
  72. #ifndef SMCTR_DEBUG
  73. #define SMCTR_DEBUG 1
  74. #endif
  75. static unsigned int smctr_debug = SMCTR_DEBUG;
  76. /* smctr.c prototypes and functions are arranged alphabeticly
  77. * for clearity, maintainability and pure old fashion fun.
  78. */
  79. /* A */
  80. static int smctr_alloc_shared_memory(struct net_device *dev);
  81. /* B */
  82. static int smctr_bypass_state(struct net_device *dev);
  83. /* C */
  84. static int smctr_checksum_firmware(struct net_device *dev);
  85. static int __init smctr_chk_isa(struct net_device *dev);
  86. static int smctr_chg_rx_mask(struct net_device *dev);
  87. static int smctr_clear_int(struct net_device *dev);
  88. static int smctr_clear_trc_reset(int ioaddr);
  89. static int smctr_close(struct net_device *dev);
  90. /* D */
  91. static int smctr_decode_firmware(struct net_device *dev,
  92. const struct firmware *fw);
  93. static int smctr_disable_16bit(struct net_device *dev);
  94. static int smctr_disable_adapter_ctrl_store(struct net_device *dev);
  95. static int smctr_disable_bic_int(struct net_device *dev);
  96. /* E */
  97. static int smctr_enable_16bit(struct net_device *dev);
  98. static int smctr_enable_adapter_ctrl_store(struct net_device *dev);
  99. static int smctr_enable_adapter_ram(struct net_device *dev);
  100. static int smctr_enable_bic_int(struct net_device *dev);
  101. /* G */
  102. static int __init smctr_get_boardid(struct net_device *dev, int mca);
  103. static int smctr_get_group_address(struct net_device *dev);
  104. static int smctr_get_functional_address(struct net_device *dev);
  105. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev);
  106. static int smctr_get_physical_drop_number(struct net_device *dev);
  107. static __u8 *smctr_get_rx_pointer(struct net_device *dev, short queue);
  108. static int smctr_get_station_id(struct net_device *dev);
  109. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  110. __u16 bytes_count);
  111. static int smctr_get_upstream_neighbor_addr(struct net_device *dev);
  112. /* H */
  113. static int smctr_hardware_send_packet(struct net_device *dev,
  114. struct net_local *tp);
  115. /* I */
  116. static int smctr_init_acbs(struct net_device *dev);
  117. static int smctr_init_adapter(struct net_device *dev);
  118. static int smctr_init_card_real(struct net_device *dev);
  119. static int smctr_init_rx_bdbs(struct net_device *dev);
  120. static int smctr_init_rx_fcbs(struct net_device *dev);
  121. static int smctr_init_shared_memory(struct net_device *dev);
  122. static int smctr_init_tx_bdbs(struct net_device *dev);
  123. static int smctr_init_tx_fcbs(struct net_device *dev);
  124. static int smctr_internal_self_test(struct net_device *dev);
  125. static irqreturn_t smctr_interrupt(int irq, void *dev_id);
  126. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  127. __u16 interrupt_enable_mask);
  128. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code,
  129. __u16 ibits);
  130. static int smctr_issue_init_timers_cmd(struct net_device *dev);
  131. static int smctr_issue_init_txrx_cmd(struct net_device *dev);
  132. static int smctr_issue_insert_cmd(struct net_device *dev);
  133. static int smctr_issue_read_ring_status_cmd(struct net_device *dev);
  134. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt);
  135. static int smctr_issue_remove_cmd(struct net_device *dev);
  136. static int smctr_issue_resume_acb_cmd(struct net_device *dev);
  137. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue);
  138. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue);
  139. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue);
  140. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev);
  141. static int smctr_issue_test_hic_cmd(struct net_device *dev);
  142. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev);
  143. static int smctr_issue_trc_loopback_cmd(struct net_device *dev);
  144. static int smctr_issue_tri_loopback_cmd(struct net_device *dev);
  145. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  146. short aword_cnt, void *byte);
  147. static int smctr_issue_write_word_cmd(struct net_device *dev,
  148. short aword_cnt, void *word);
  149. /* J */
  150. static int smctr_join_complete_state(struct net_device *dev);
  151. /* L */
  152. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev);
  153. static int smctr_load_firmware(struct net_device *dev);
  154. static int smctr_load_node_addr(struct net_device *dev);
  155. static int smctr_lobe_media_test(struct net_device *dev);
  156. static int smctr_lobe_media_test_cmd(struct net_device *dev);
  157. static int smctr_lobe_media_test_state(struct net_device *dev);
  158. /* M */
  159. static int smctr_make_8025_hdr(struct net_device *dev,
  160. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc);
  161. static int smctr_make_access_pri(struct net_device *dev,
  162. MAC_SUB_VECTOR *tsv);
  163. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  164. static int smctr_make_auth_funct_class(struct net_device *dev,
  165. MAC_SUB_VECTOR *tsv);
  166. static int smctr_make_corr(struct net_device *dev,
  167. MAC_SUB_VECTOR *tsv, __u16 correlator);
  168. static int smctr_make_funct_addr(struct net_device *dev,
  169. MAC_SUB_VECTOR *tsv);
  170. static int smctr_make_group_addr(struct net_device *dev,
  171. MAC_SUB_VECTOR *tsv);
  172. static int smctr_make_phy_drop_num(struct net_device *dev,
  173. MAC_SUB_VECTOR *tsv);
  174. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  175. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  176. static int smctr_make_ring_station_status(struct net_device *dev,
  177. MAC_SUB_VECTOR *tsv);
  178. static int smctr_make_ring_station_version(struct net_device *dev,
  179. MAC_SUB_VECTOR *tsv);
  180. static int smctr_make_tx_status_code(struct net_device *dev,
  181. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus);
  182. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  183. MAC_SUB_VECTOR *tsv);
  184. static int smctr_make_wrap_data(struct net_device *dev,
  185. MAC_SUB_VECTOR *tsv);
  186. /* O */
  187. static int smctr_open(struct net_device *dev);
  188. static int smctr_open_tr(struct net_device *dev);
  189. /* P */
  190. struct net_device *smctr_probe(int unit);
  191. static int __init smctr_probe1(struct net_device *dev, int ioaddr);
  192. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  193. struct net_device *dev, __u16 rx_status);
  194. /* R */
  195. static int smctr_ram_memory_test(struct net_device *dev);
  196. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  197. __u16 *correlator);
  198. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  199. __u16 *correlator);
  200. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf);
  201. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  202. MAC_HEADER *rmf, __u16 *correlator);
  203. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  204. __u16 *correlator);
  205. static int smctr_reset_adapter(struct net_device *dev);
  206. static int smctr_restart_tx_chain(struct net_device *dev, short queue);
  207. static int smctr_ring_status_chg(struct net_device *dev);
  208. static int smctr_rx_frame(struct net_device *dev);
  209. /* S */
  210. static int smctr_send_dat(struct net_device *dev);
  211. static netdev_tx_t smctr_send_packet(struct sk_buff *skb,
  212. struct net_device *dev);
  213. static int smctr_send_lobe_media_test(struct net_device *dev);
  214. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  215. __u16 correlator);
  216. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  217. __u16 correlator);
  218. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  219. __u16 correlator);
  220. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  221. MAC_HEADER *rmf, __u16 tx_fstatus);
  222. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  223. __u16 rcode, __u16 correlator);
  224. static int smctr_send_rq_init(struct net_device *dev);
  225. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  226. __u16 *tx_fstatus);
  227. static int smctr_set_auth_access_pri(struct net_device *dev,
  228. MAC_SUB_VECTOR *rsv);
  229. static int smctr_set_auth_funct_class(struct net_device *dev,
  230. MAC_SUB_VECTOR *rsv);
  231. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  232. __u16 *correlator);
  233. static int smctr_set_error_timer_value(struct net_device *dev,
  234. MAC_SUB_VECTOR *rsv);
  235. static int smctr_set_frame_forward(struct net_device *dev,
  236. MAC_SUB_VECTOR *rsv, __u8 dc_sc);
  237. static int smctr_set_local_ring_num(struct net_device *dev,
  238. MAC_SUB_VECTOR *rsv);
  239. static unsigned short smctr_set_ctrl_attention(struct net_device *dev);
  240. static void smctr_set_multicast_list(struct net_device *dev);
  241. static int smctr_set_page(struct net_device *dev, __u8 *buf);
  242. static int smctr_set_phy_drop(struct net_device *dev,
  243. MAC_SUB_VECTOR *rsv);
  244. static int smctr_set_ring_speed(struct net_device *dev);
  245. static int smctr_set_rx_look_ahead(struct net_device *dev);
  246. static int smctr_set_trc_reset(int ioaddr);
  247. static int smctr_setup_single_cmd(struct net_device *dev,
  248. __u16 command, __u16 subcommand);
  249. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  250. __u16 command, __u16 subcommand);
  251. static char *smctr_malloc(struct net_device *dev, __u16 size);
  252. static int smctr_status_chg(struct net_device *dev);
  253. /* T */
  254. static void smctr_timeout(struct net_device *dev);
  255. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  256. __u16 queue);
  257. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue);
  258. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  259. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes);
  260. /* U */
  261. static int smctr_update_err_stats(struct net_device *dev);
  262. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue);
  263. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  264. __u16 queue);
  265. /* W */
  266. static int smctr_wait_cmd(struct net_device *dev);
  267. static int smctr_wait_while_cbusy(struct net_device *dev);
  268. #define TO_256_BYTE_BOUNDRY(X) (((X + 0xff) & 0xff00) - X)
  269. #define TO_PARAGRAPH_BOUNDRY(X) (((X + 0x0f) & 0xfff0) - X)
  270. #define PARAGRAPH_BOUNDRY(X) smctr_malloc(dev, TO_PARAGRAPH_BOUNDRY(X))
  271. /* Allocate Adapter Shared Memory.
  272. * IMPORTANT NOTE: Any changes to this function MUST be mirrored in the
  273. * function "get_num_rx_bdbs" below!!!
  274. *
  275. * Order of memory allocation:
  276. *
  277. * 0. Initial System Configuration Block Pointer
  278. * 1. System Configuration Block
  279. * 2. System Control Block
  280. * 3. Action Command Block
  281. * 4. Interrupt Status Block
  282. *
  283. * 5. MAC TX FCB'S
  284. * 6. NON-MAC TX FCB'S
  285. * 7. MAC TX BDB'S
  286. * 8. NON-MAC TX BDB'S
  287. * 9. MAC RX FCB'S
  288. * 10. NON-MAC RX FCB'S
  289. * 11. MAC RX BDB'S
  290. * 12. NON-MAC RX BDB'S
  291. * 13. MAC TX Data Buffer( 1, 256 byte buffer)
  292. * 14. MAC RX Data Buffer( 1, 256 byte buffer)
  293. *
  294. * 15. NON-MAC TX Data Buffer
  295. * 16. NON-MAC RX Data Buffer
  296. */
  297. static int smctr_alloc_shared_memory(struct net_device *dev)
  298. {
  299. struct net_local *tp = netdev_priv(dev);
  300. if(smctr_debug > 10)
  301. printk(KERN_DEBUG "%s: smctr_alloc_shared_memory\n", dev->name);
  302. /* Allocate initial System Control Block pointer.
  303. * This pointer is located in the last page, last offset - 4.
  304. */
  305. tp->iscpb_ptr = (ISCPBlock *)(tp->ram_access + ((__u32)64 * 0x400)
  306. - (long)ISCP_BLOCK_SIZE);
  307. /* Allocate System Control Blocks. */
  308. tp->scgb_ptr = (SCGBlock *)smctr_malloc(dev, sizeof(SCGBlock));
  309. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  310. tp->sclb_ptr = (SCLBlock *)smctr_malloc(dev, sizeof(SCLBlock));
  311. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  312. tp->acb_head = (ACBlock *)smctr_malloc(dev,
  313. sizeof(ACBlock)*tp->num_acbs);
  314. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  315. tp->isb_ptr = (ISBlock *)smctr_malloc(dev, sizeof(ISBlock));
  316. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  317. tp->misc_command_data = (__u16 *)smctr_malloc(dev, MISC_DATA_SIZE);
  318. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  319. /* Allocate transmit FCBs. */
  320. tp->tx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  321. sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE]);
  322. tp->tx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  323. sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE]);
  324. tp->tx_fcb_head[BUG_QUEUE] = (FCBlock *)smctr_malloc(dev,
  325. sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE]);
  326. /* Allocate transmit BDBs. */
  327. tp->tx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  328. sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE]);
  329. tp->tx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  330. sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE]);
  331. tp->tx_bdb_head[BUG_QUEUE] = (BDBlock *)smctr_malloc(dev,
  332. sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE]);
  333. /* Allocate receive FCBs. */
  334. tp->rx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  335. sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE]);
  336. tp->rx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  337. sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE]);
  338. /* Allocate receive BDBs. */
  339. tp->rx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  340. sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE]);
  341. tp->rx_bdb_end[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  342. tp->rx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  343. sizeof(BDBlock) * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  344. tp->rx_bdb_end[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  345. /* Allocate MAC transmit buffers.
  346. * MAC Tx Buffers doen't have to be on an ODD Boundary.
  347. */
  348. tp->tx_buff_head[MAC_QUEUE]
  349. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[MAC_QUEUE]);
  350. tp->tx_buff_curr[MAC_QUEUE] = tp->tx_buff_head[MAC_QUEUE];
  351. tp->tx_buff_end [MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  352. /* Allocate BUG transmit buffers. */
  353. tp->tx_buff_head[BUG_QUEUE]
  354. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[BUG_QUEUE]);
  355. tp->tx_buff_curr[BUG_QUEUE] = tp->tx_buff_head[BUG_QUEUE];
  356. tp->tx_buff_end[BUG_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  357. /* Allocate MAC receive data buffers.
  358. * MAC Rx buffer doesn't have to be on a 256 byte boundary.
  359. */
  360. tp->rx_buff_head[MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  361. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE]);
  362. tp->rx_buff_end[MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  363. /* Allocate Non-MAC transmit buffers.
  364. * ?? For maximum Netware performance, put Tx Buffers on
  365. * ODD Boundary and then restore malloc to Even Boundrys.
  366. */
  367. smctr_malloc(dev, 1L);
  368. tp->tx_buff_head[NON_MAC_QUEUE]
  369. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[NON_MAC_QUEUE]);
  370. tp->tx_buff_curr[NON_MAC_QUEUE] = tp->tx_buff_head[NON_MAC_QUEUE];
  371. tp->tx_buff_end [NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  372. smctr_malloc(dev, 1L);
  373. /* Allocate Non-MAC receive data buffers.
  374. * To guarantee a minimum of 256 contiguous memory to
  375. * UM_Receive_Packet's lookahead pointer, before a page
  376. * change or ring end is encountered, place each rx buffer on
  377. * a 256 byte boundary.
  378. */
  379. smctr_malloc(dev, TO_256_BYTE_BOUNDRY(tp->sh_mem_used));
  380. tp->rx_buff_head[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  381. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  382. tp->rx_buff_end[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  383. return 0;
  384. }
  385. /* Enter Bypass state. */
  386. static int smctr_bypass_state(struct net_device *dev)
  387. {
  388. int err;
  389. if(smctr_debug > 10)
  390. printk(KERN_DEBUG "%s: smctr_bypass_state\n", dev->name);
  391. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE, JS_BYPASS_STATE);
  392. return err;
  393. }
  394. static int smctr_checksum_firmware(struct net_device *dev)
  395. {
  396. struct net_local *tp = netdev_priv(dev);
  397. __u16 i, checksum = 0;
  398. if(smctr_debug > 10)
  399. printk(KERN_DEBUG "%s: smctr_checksum_firmware\n", dev->name);
  400. smctr_enable_adapter_ctrl_store(dev);
  401. for(i = 0; i < CS_RAM_SIZE; i += 2)
  402. checksum += *((__u16 *)(tp->ram_access + i));
  403. tp->microcode_version = *(__u16 *)(tp->ram_access
  404. + CS_RAM_VERSION_OFFSET);
  405. tp->microcode_version >>= 8;
  406. smctr_disable_adapter_ctrl_store(dev);
  407. if(checksum)
  408. return checksum;
  409. return 0;
  410. }
  411. static int __init smctr_chk_mca(struct net_device *dev)
  412. {
  413. #ifdef CONFIG_MCA_LEGACY
  414. struct net_local *tp = netdev_priv(dev);
  415. int current_slot;
  416. __u8 r1, r2, r3, r4, r5;
  417. current_slot = mca_find_unused_adapter(smctr_posid, 0);
  418. if(current_slot == MCA_NOTFOUND)
  419. return -ENODEV;
  420. mca_set_adapter_name(current_slot, smctr_name);
  421. mca_mark_as_used(current_slot);
  422. tp->slot_num = current_slot;
  423. r1 = mca_read_stored_pos(tp->slot_num, 2);
  424. r2 = mca_read_stored_pos(tp->slot_num, 3);
  425. if(tp->slot_num)
  426. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num - 1) | CNFG_SLOT_ENABLE_BIT));
  427. else
  428. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num) | CNFG_SLOT_ENABLE_BIT));
  429. r1 = inb(CNFG_POS_REG1);
  430. r2 = inb(CNFG_POS_REG0);
  431. tp->bic_type = BIC_594_CHIP;
  432. /* IO */
  433. r2 = mca_read_stored_pos(tp->slot_num, 2);
  434. r2 &= 0xF0;
  435. dev->base_addr = ((__u16)r2 << 8) + (__u16)0x800;
  436. request_region(dev->base_addr, SMCTR_IO_EXTENT, smctr_name);
  437. /* IRQ */
  438. r5 = mca_read_stored_pos(tp->slot_num, 5);
  439. r5 &= 0xC;
  440. switch(r5)
  441. {
  442. case 0:
  443. dev->irq = 3;
  444. break;
  445. case 0x4:
  446. dev->irq = 4;
  447. break;
  448. case 0x8:
  449. dev->irq = 10;
  450. break;
  451. default:
  452. dev->irq = 15;
  453. break;
  454. }
  455. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev)) {
  456. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  457. return -ENODEV;
  458. }
  459. /* Get RAM base */
  460. r3 = mca_read_stored_pos(tp->slot_num, 3);
  461. tp->ram_base = ((__u32)(r3 & 0x7) << 13) + 0x0C0000;
  462. if (r3 & 0x8)
  463. tp->ram_base += 0x010000;
  464. if (r3 & 0x80)
  465. tp->ram_base += 0xF00000;
  466. /* Get Ram Size */
  467. r3 &= 0x30;
  468. r3 >>= 4;
  469. tp->ram_usable = (__u16)CNFG_SIZE_8KB << r3;
  470. tp->ram_size = (__u16)CNFG_SIZE_64KB;
  471. tp->board_id |= TOKEN_MEDIA;
  472. r4 = mca_read_stored_pos(tp->slot_num, 4);
  473. tp->rom_base = ((__u32)(r4 & 0x7) << 13) + 0x0C0000;
  474. if (r4 & 0x8)
  475. tp->rom_base += 0x010000;
  476. /* Get ROM size. */
  477. r4 >>= 4;
  478. switch (r4) {
  479. case 0:
  480. tp->rom_size = CNFG_SIZE_8KB;
  481. break;
  482. case 1:
  483. tp->rom_size = CNFG_SIZE_16KB;
  484. break;
  485. case 2:
  486. tp->rom_size = CNFG_SIZE_32KB;
  487. break;
  488. default:
  489. tp->rom_size = ROM_DISABLE;
  490. }
  491. /* Get Media Type. */
  492. r5 = mca_read_stored_pos(tp->slot_num, 5);
  493. r5 &= CNFG_MEDIA_TYPE_MASK;
  494. switch(r5)
  495. {
  496. case (0):
  497. tp->media_type = MEDIA_STP_4;
  498. break;
  499. case (1):
  500. tp->media_type = MEDIA_STP_16;
  501. break;
  502. case (3):
  503. tp->media_type = MEDIA_UTP_16;
  504. break;
  505. default:
  506. tp->media_type = MEDIA_UTP_4;
  507. break;
  508. }
  509. tp->media_menu = 14;
  510. r2 = mca_read_stored_pos(tp->slot_num, 2);
  511. if(!(r2 & 0x02))
  512. tp->mode_bits |= EARLY_TOKEN_REL;
  513. /* Disable slot */
  514. outb(CNFG_POS_CONTROL_REG, 0);
  515. tp->board_id = smctr_get_boardid(dev, 1);
  516. switch(tp->board_id & 0xffff)
  517. {
  518. case WD8115TA:
  519. smctr_model = "8115T/A";
  520. break;
  521. case WD8115T:
  522. if(tp->extra_info & CHIP_REV_MASK)
  523. smctr_model = "8115T rev XE";
  524. else
  525. smctr_model = "8115T rev XD";
  526. break;
  527. default:
  528. smctr_model = "Unknown";
  529. break;
  530. }
  531. return 0;
  532. #else
  533. return -1;
  534. #endif /* CONFIG_MCA_LEGACY */
  535. }
  536. static int smctr_chg_rx_mask(struct net_device *dev)
  537. {
  538. struct net_local *tp = netdev_priv(dev);
  539. int err = 0;
  540. if(smctr_debug > 10)
  541. printk(KERN_DEBUG "%s: smctr_chg_rx_mask\n", dev->name);
  542. smctr_enable_16bit(dev);
  543. smctr_set_page(dev, (__u8 *)tp->ram_access);
  544. if(tp->mode_bits & LOOPING_MODE_MASK)
  545. tp->config_word0 |= RX_OWN_BIT;
  546. else
  547. tp->config_word0 &= ~RX_OWN_BIT;
  548. if(tp->receive_mask & PROMISCUOUS_MODE)
  549. tp->config_word0 |= PROMISCUOUS_BIT;
  550. else
  551. tp->config_word0 &= ~PROMISCUOUS_BIT;
  552. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  553. tp->config_word0 |= SAVBAD_BIT;
  554. else
  555. tp->config_word0 &= ~SAVBAD_BIT;
  556. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  557. tp->config_word0 |= RXATMAC;
  558. else
  559. tp->config_word0 &= ~RXATMAC;
  560. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  561. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  562. else
  563. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  564. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  565. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  566. else
  567. {
  568. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  569. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  570. else
  571. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  572. }
  573. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_0,
  574. &tp->config_word0)))
  575. {
  576. return err;
  577. }
  578. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_1,
  579. &tp->config_word1)))
  580. {
  581. return err;
  582. }
  583. smctr_disable_16bit(dev);
  584. return 0;
  585. }
  586. static int smctr_clear_int(struct net_device *dev)
  587. {
  588. struct net_local *tp = netdev_priv(dev);
  589. outb((tp->trc_mask | CSR_CLRTINT), dev->base_addr + CSR);
  590. return 0;
  591. }
  592. static int smctr_clear_trc_reset(int ioaddr)
  593. {
  594. __u8 r;
  595. r = inb(ioaddr + MSR);
  596. outb(~MSR_RST & r, ioaddr + MSR);
  597. return 0;
  598. }
  599. /*
  600. * The inverse routine to smctr_open().
  601. */
  602. static int smctr_close(struct net_device *dev)
  603. {
  604. struct net_local *tp = netdev_priv(dev);
  605. struct sk_buff *skb;
  606. int err;
  607. netif_stop_queue(dev);
  608. tp->cleanup = 1;
  609. /* Check to see if adapter is already in a closed state. */
  610. if(tp->status != OPEN)
  611. return 0;
  612. smctr_enable_16bit(dev);
  613. smctr_set_page(dev, (__u8 *)tp->ram_access);
  614. if((err = smctr_issue_remove_cmd(dev)))
  615. {
  616. smctr_disable_16bit(dev);
  617. return err;
  618. }
  619. for(;;)
  620. {
  621. skb = skb_dequeue(&tp->SendSkbQueue);
  622. if(skb == NULL)
  623. break;
  624. tp->QueueSkb++;
  625. dev_kfree_skb(skb);
  626. }
  627. return 0;
  628. }
  629. static int smctr_decode_firmware(struct net_device *dev,
  630. const struct firmware *fw)
  631. {
  632. struct net_local *tp = netdev_priv(dev);
  633. short bit = 0x80, shift = 12;
  634. DECODE_TREE_NODE *tree;
  635. short branch, tsize;
  636. __u16 buff = 0;
  637. long weight;
  638. __u8 *ucode;
  639. __u16 *mem;
  640. if(smctr_debug > 10)
  641. printk(KERN_DEBUG "%s: smctr_decode_firmware\n", dev->name);
  642. weight = *(long *)(fw->data + WEIGHT_OFFSET);
  643. tsize = *(__u8 *)(fw->data + TREE_SIZE_OFFSET);
  644. tree = (DECODE_TREE_NODE *)(fw->data + TREE_OFFSET);
  645. ucode = (__u8 *)(fw->data + TREE_OFFSET
  646. + (tsize * sizeof(DECODE_TREE_NODE)));
  647. mem = (__u16 *)(tp->ram_access);
  648. while(weight)
  649. {
  650. branch = ROOT;
  651. while((tree + branch)->tag != LEAF && weight)
  652. {
  653. branch = *ucode & bit ? (tree + branch)->llink
  654. : (tree + branch)->rlink;
  655. bit >>= 1;
  656. weight--;
  657. if(bit == 0)
  658. {
  659. bit = 0x80;
  660. ucode++;
  661. }
  662. }
  663. buff |= (tree + branch)->info << shift;
  664. shift -= 4;
  665. if(shift < 0)
  666. {
  667. *(mem++) = SWAP_BYTES(buff);
  668. buff = 0;
  669. shift = 12;
  670. }
  671. }
  672. /* The following assumes the Control Store Memory has
  673. * been initialized to zero. If the last partial word
  674. * is zero, it will not be written.
  675. */
  676. if(buff)
  677. *(mem++) = SWAP_BYTES(buff);
  678. return 0;
  679. }
  680. static int smctr_disable_16bit(struct net_device *dev)
  681. {
  682. return 0;
  683. }
  684. /*
  685. * On Exit, Adapter is:
  686. * 1. TRC is in a reset state and un-initialized.
  687. * 2. Adapter memory is enabled.
  688. * 3. Control Store memory is out of context (-WCSS is 1).
  689. */
  690. static int smctr_disable_adapter_ctrl_store(struct net_device *dev)
  691. {
  692. struct net_local *tp = netdev_priv(dev);
  693. int ioaddr = dev->base_addr;
  694. if(smctr_debug > 10)
  695. printk(KERN_DEBUG "%s: smctr_disable_adapter_ctrl_store\n", dev->name);
  696. tp->trc_mask |= CSR_WCSS;
  697. outb(tp->trc_mask, ioaddr + CSR);
  698. return 0;
  699. }
  700. static int smctr_disable_bic_int(struct net_device *dev)
  701. {
  702. struct net_local *tp = netdev_priv(dev);
  703. int ioaddr = dev->base_addr;
  704. tp->trc_mask = CSR_MSK_ALL | CSR_MSKCBUSY
  705. | CSR_MSKTINT | CSR_WCSS;
  706. outb(tp->trc_mask, ioaddr + CSR);
  707. return 0;
  708. }
  709. static int smctr_enable_16bit(struct net_device *dev)
  710. {
  711. struct net_local *tp = netdev_priv(dev);
  712. __u8 r;
  713. if(tp->adapter_bus == BUS_ISA16_TYPE)
  714. {
  715. r = inb(dev->base_addr + LAAR);
  716. outb((r | LAAR_MEM16ENB), dev->base_addr + LAAR);
  717. }
  718. return 0;
  719. }
  720. /*
  721. * To enable the adapter control store memory:
  722. * 1. Adapter must be in a RESET state.
  723. * 2. Adapter memory must be enabled.
  724. * 3. Control Store Memory is in context (-WCSS is 0).
  725. */
  726. static int smctr_enable_adapter_ctrl_store(struct net_device *dev)
  727. {
  728. struct net_local *tp = netdev_priv(dev);
  729. int ioaddr = dev->base_addr;
  730. if(smctr_debug > 10)
  731. printk(KERN_DEBUG "%s: smctr_enable_adapter_ctrl_store\n", dev->name);
  732. smctr_set_trc_reset(ioaddr);
  733. smctr_enable_adapter_ram(dev);
  734. tp->trc_mask &= ~CSR_WCSS;
  735. outb(tp->trc_mask, ioaddr + CSR);
  736. return 0;
  737. }
  738. static int smctr_enable_adapter_ram(struct net_device *dev)
  739. {
  740. int ioaddr = dev->base_addr;
  741. __u8 r;
  742. if(smctr_debug > 10)
  743. printk(KERN_DEBUG "%s: smctr_enable_adapter_ram\n", dev->name);
  744. r = inb(ioaddr + MSR);
  745. outb(MSR_MEMB | r, ioaddr + MSR);
  746. return 0;
  747. }
  748. static int smctr_enable_bic_int(struct net_device *dev)
  749. {
  750. struct net_local *tp = netdev_priv(dev);
  751. int ioaddr = dev->base_addr;
  752. __u8 r;
  753. switch(tp->bic_type)
  754. {
  755. case (BIC_584_CHIP):
  756. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  757. outb(tp->trc_mask, ioaddr + CSR);
  758. r = inb(ioaddr + IRR);
  759. outb(r | IRR_IEN, ioaddr + IRR);
  760. break;
  761. case (BIC_594_CHIP):
  762. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  763. outb(tp->trc_mask, ioaddr + CSR);
  764. r = inb(ioaddr + IMCCR);
  765. outb(r | IMCCR_EIL, ioaddr + IMCCR);
  766. break;
  767. }
  768. return 0;
  769. }
  770. static int __init smctr_chk_isa(struct net_device *dev)
  771. {
  772. struct net_local *tp = netdev_priv(dev);
  773. int ioaddr = dev->base_addr;
  774. __u8 r1, r2, b, chksum = 0;
  775. __u16 r;
  776. int i;
  777. int err = -ENODEV;
  778. if(smctr_debug > 10)
  779. printk(KERN_DEBUG "%s: smctr_chk_isa %#4x\n", dev->name, ioaddr);
  780. if((ioaddr & 0x1F) != 0)
  781. goto out;
  782. /* Grab the region so that no one else tries to probe our ioports. */
  783. if (!request_region(ioaddr, SMCTR_IO_EXTENT, smctr_name)) {
  784. err = -EBUSY;
  785. goto out;
  786. }
  787. /* Checksum SMC node address */
  788. for(i = 0; i < 8; i++)
  789. {
  790. b = inb(ioaddr + LAR0 + i);
  791. chksum += b;
  792. }
  793. if (chksum != NODE_ADDR_CKSUM)
  794. goto out2;
  795. b = inb(ioaddr + BDID);
  796. if(b != BRD_ID_8115T)
  797. {
  798. printk(KERN_ERR "%s: The adapter found is not supported\n", dev->name);
  799. goto out2;
  800. }
  801. /* Check for 8115T Board ID */
  802. r2 = 0;
  803. for(r = 0; r < 8; r++)
  804. {
  805. r1 = inb(ioaddr + 0x8 + r);
  806. r2 += r1;
  807. }
  808. /* value of RegF adds up the sum to 0xFF */
  809. if((r2 != 0xFF) && (r2 != 0xEE))
  810. goto out2;
  811. /* Get adapter ID */
  812. tp->board_id = smctr_get_boardid(dev, 0);
  813. switch(tp->board_id & 0xffff)
  814. {
  815. case WD8115TA:
  816. smctr_model = "8115T/A";
  817. break;
  818. case WD8115T:
  819. if(tp->extra_info & CHIP_REV_MASK)
  820. smctr_model = "8115T rev XE";
  821. else
  822. smctr_model = "8115T rev XD";
  823. break;
  824. default:
  825. smctr_model = "Unknown";
  826. break;
  827. }
  828. /* Store BIC type. */
  829. tp->bic_type = BIC_584_CHIP;
  830. tp->nic_type = NIC_825_CHIP;
  831. /* Copy Ram Size */
  832. tp->ram_usable = CNFG_SIZE_16KB;
  833. tp->ram_size = CNFG_SIZE_64KB;
  834. /* Get 58x Ram Base */
  835. r1 = inb(ioaddr);
  836. r1 &= 0x3F;
  837. r2 = inb(ioaddr + CNFG_LAAR_584);
  838. r2 &= CNFG_LAAR_MASK;
  839. r2 <<= 3;
  840. r2 |= ((r1 & 0x38) >> 3);
  841. tp->ram_base = ((__u32)r2 << 16) + (((__u32)(r1 & 0x7)) << 13);
  842. /* Get 584 Irq */
  843. r1 = 0;
  844. r1 = inb(ioaddr + CNFG_ICR_583);
  845. r1 &= CNFG_ICR_IR2_584;
  846. r2 = inb(ioaddr + CNFG_IRR_583);
  847. r2 &= CNFG_IRR_IRQS; /* 0x60 */
  848. r2 >>= 5;
  849. switch(r2)
  850. {
  851. case 0:
  852. if(r1 == 0)
  853. dev->irq = 2;
  854. else
  855. dev->irq = 10;
  856. break;
  857. case 1:
  858. if(r1 == 0)
  859. dev->irq = 3;
  860. else
  861. dev->irq = 11;
  862. break;
  863. case 2:
  864. if(r1 == 0)
  865. {
  866. if(tp->extra_info & ALTERNATE_IRQ_BIT)
  867. dev->irq = 5;
  868. else
  869. dev->irq = 4;
  870. }
  871. else
  872. dev->irq = 15;
  873. break;
  874. case 3:
  875. if(r1 == 0)
  876. dev->irq = 7;
  877. else
  878. dev->irq = 4;
  879. break;
  880. default:
  881. printk(KERN_ERR "%s: No IRQ found aborting\n", dev->name);
  882. goto out2;
  883. }
  884. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev))
  885. goto out2;
  886. /* Get 58x Rom Base */
  887. r1 = inb(ioaddr + CNFG_BIO_583);
  888. r1 &= 0x3E;
  889. r1 |= 0x40;
  890. tp->rom_base = (__u32)r1 << 13;
  891. /* Get 58x Rom Size */
  892. r1 = inb(ioaddr + CNFG_BIO_583);
  893. r1 &= 0xC0;
  894. if(r1 == 0)
  895. tp->rom_size = ROM_DISABLE;
  896. else
  897. {
  898. r1 >>= 6;
  899. tp->rom_size = (__u16)CNFG_SIZE_8KB << r1;
  900. }
  901. /* Get 58x Boot Status */
  902. r1 = inb(ioaddr + CNFG_GP2);
  903. tp->mode_bits &= (~BOOT_STATUS_MASK);
  904. if(r1 & CNFG_GP2_BOOT_NIBBLE)
  905. tp->mode_bits |= BOOT_TYPE_1;
  906. /* Get 58x Zero Wait State */
  907. tp->mode_bits &= (~ZERO_WAIT_STATE_MASK);
  908. r1 = inb(ioaddr + CNFG_IRR_583);
  909. if(r1 & CNFG_IRR_ZWS)
  910. tp->mode_bits |= ZERO_WAIT_STATE_8_BIT;
  911. if(tp->board_id & BOARD_16BIT)
  912. {
  913. r1 = inb(ioaddr + CNFG_LAAR_584);
  914. if(r1 & CNFG_LAAR_ZWS)
  915. tp->mode_bits |= ZERO_WAIT_STATE_16_BIT;
  916. }
  917. /* Get 584 Media Menu */
  918. tp->media_menu = 14;
  919. r1 = inb(ioaddr + CNFG_IRR_583);
  920. tp->mode_bits &= 0xf8ff; /* (~CNFG_INTERFACE_TYPE_MASK) */
  921. if((tp->board_id & TOKEN_MEDIA) == TOKEN_MEDIA)
  922. {
  923. /* Get Advanced Features */
  924. if(((r1 & 0x6) >> 1) == 0x3)
  925. tp->media_type |= MEDIA_UTP_16;
  926. else
  927. {
  928. if(((r1 & 0x6) >> 1) == 0x2)
  929. tp->media_type |= MEDIA_STP_16;
  930. else
  931. {
  932. if(((r1 & 0x6) >> 1) == 0x1)
  933. tp->media_type |= MEDIA_UTP_4;
  934. else
  935. tp->media_type |= MEDIA_STP_4;
  936. }
  937. }
  938. r1 = inb(ioaddr + CNFG_GP2);
  939. if(!(r1 & 0x2) ) /* GP2_ETRD */
  940. tp->mode_bits |= EARLY_TOKEN_REL;
  941. /* see if the chip is corrupted
  942. if(smctr_read_584_chksum(ioaddr))
  943. {
  944. printk(KERN_ERR "%s: EEPROM Checksum Failure\n", dev->name);
  945. free_irq(dev->irq, dev);
  946. goto out2;
  947. }
  948. */
  949. }
  950. return 0;
  951. out2:
  952. release_region(ioaddr, SMCTR_IO_EXTENT);
  953. out:
  954. return err;
  955. }
  956. static int __init smctr_get_boardid(struct net_device *dev, int mca)
  957. {
  958. struct net_local *tp = netdev_priv(dev);
  959. int ioaddr = dev->base_addr;
  960. __u8 r, r1, IdByte;
  961. __u16 BoardIdMask;
  962. tp->board_id = BoardIdMask = 0;
  963. if(mca)
  964. {
  965. BoardIdMask |= (MICROCHANNEL+INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  966. tp->extra_info |= (INTERFACE_594_CHIP+RAM_SIZE_64K+NIC_825_BIT+ALTERNATE_IRQ_BIT+SLOT_16BIT);
  967. }
  968. else
  969. {
  970. BoardIdMask|=(INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  971. tp->extra_info |= (INTERFACE_584_CHIP + RAM_SIZE_64K
  972. + NIC_825_BIT + ALTERNATE_IRQ_BIT);
  973. }
  974. if(!mca)
  975. {
  976. r = inb(ioaddr + BID_REG_1);
  977. r &= 0x0c;
  978. outb(r, ioaddr + BID_REG_1);
  979. r = inb(ioaddr + BID_REG_1);
  980. if(r & BID_SIXTEEN_BIT_BIT)
  981. {
  982. tp->extra_info |= SLOT_16BIT;
  983. tp->adapter_bus = BUS_ISA16_TYPE;
  984. }
  985. else
  986. tp->adapter_bus = BUS_ISA8_TYPE;
  987. }
  988. else
  989. tp->adapter_bus = BUS_MCA_TYPE;
  990. /* Get Board Id Byte */
  991. IdByte = inb(ioaddr + BID_BOARD_ID_BYTE);
  992. /* if Major version > 1.0 then
  993. * return;
  994. */
  995. if(IdByte & 0xF8)
  996. return -1;
  997. r1 = inb(ioaddr + BID_REG_1);
  998. r1 &= BID_ICR_MASK;
  999. r1 |= BID_OTHER_BIT;
  1000. outb(r1, ioaddr + BID_REG_1);
  1001. r1 = inb(ioaddr + BID_REG_3);
  1002. r1 &= BID_EAR_MASK;
  1003. r1 |= BID_ENGR_PAGE;
  1004. outb(r1, ioaddr + BID_REG_3);
  1005. r1 = inb(ioaddr + BID_REG_1);
  1006. r1 &= BID_ICR_MASK;
  1007. r1 |= (BID_RLA | BID_OTHER_BIT);
  1008. outb(r1, ioaddr + BID_REG_1);
  1009. r1 = inb(ioaddr + BID_REG_1);
  1010. while(r1 & BID_RECALL_DONE_MASK)
  1011. r1 = inb(ioaddr + BID_REG_1);
  1012. r = inb(ioaddr + BID_LAR_0 + BID_REG_6);
  1013. /* clear chip rev bits */
  1014. tp->extra_info &= ~CHIP_REV_MASK;
  1015. tp->extra_info |= ((r & BID_EEPROM_CHIP_REV_MASK) << 6);
  1016. r1 = inb(ioaddr + BID_REG_1);
  1017. r1 &= BID_ICR_MASK;
  1018. r1 |= BID_OTHER_BIT;
  1019. outb(r1, ioaddr + BID_REG_1);
  1020. r1 = inb(ioaddr + BID_REG_3);
  1021. r1 &= BID_EAR_MASK;
  1022. r1 |= BID_EA6;
  1023. outb(r1, ioaddr + BID_REG_3);
  1024. r1 = inb(ioaddr + BID_REG_1);
  1025. r1 &= BID_ICR_MASK;
  1026. r1 |= BID_RLA;
  1027. outb(r1, ioaddr + BID_REG_1);
  1028. r1 = inb(ioaddr + BID_REG_1);
  1029. while(r1 & BID_RECALL_DONE_MASK)
  1030. r1 = inb(ioaddr + BID_REG_1);
  1031. return BoardIdMask;
  1032. }
  1033. static int smctr_get_group_address(struct net_device *dev)
  1034. {
  1035. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_GROUP_ADDR);
  1036. return smctr_wait_cmd(dev);
  1037. }
  1038. static int smctr_get_functional_address(struct net_device *dev)
  1039. {
  1040. smctr_issue_read_word_cmd(dev, RW_FUNCTIONAL_ADDR);
  1041. return smctr_wait_cmd(dev);
  1042. }
  1043. /* Calculate number of Non-MAC receive BDB's and data buffers.
  1044. * This function must simulate allocateing shared memory exactly
  1045. * as the allocate_shared_memory function above.
  1046. */
  1047. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev)
  1048. {
  1049. struct net_local *tp = netdev_priv(dev);
  1050. unsigned int mem_used = 0;
  1051. /* Allocate System Control Blocks. */
  1052. mem_used += sizeof(SCGBlock);
  1053. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1054. mem_used += sizeof(SCLBlock);
  1055. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1056. mem_used += sizeof(ACBlock) * tp->num_acbs;
  1057. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1058. mem_used += sizeof(ISBlock);
  1059. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1060. mem_used += MISC_DATA_SIZE;
  1061. /* Allocate transmit FCB's. */
  1062. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1063. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE];
  1064. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE];
  1065. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE];
  1066. /* Allocate transmit BDBs. */
  1067. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE];
  1068. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE];
  1069. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE];
  1070. /* Allocate receive FCBs. */
  1071. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE];
  1072. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE];
  1073. /* Allocate receive BDBs. */
  1074. mem_used += sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE];
  1075. /* Allocate MAC transmit buffers.
  1076. * MAC transmit buffers don't have to be on an ODD Boundary.
  1077. */
  1078. mem_used += tp->tx_buff_size[MAC_QUEUE];
  1079. /* Allocate BUG transmit buffers. */
  1080. mem_used += tp->tx_buff_size[BUG_QUEUE];
  1081. /* Allocate MAC receive data buffers.
  1082. * MAC receive buffers don't have to be on a 256 byte boundary.
  1083. */
  1084. mem_used += RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE];
  1085. /* Allocate Non-MAC transmit buffers.
  1086. * For maximum Netware performance, put Tx Buffers on
  1087. * ODD Boundary,and then restore malloc to Even Boundrys.
  1088. */
  1089. mem_used += 1L;
  1090. mem_used += tp->tx_buff_size[NON_MAC_QUEUE];
  1091. mem_used += 1L;
  1092. /* CALCULATE NUMBER OF NON-MAC RX BDB'S
  1093. * AND NON-MAC RX DATA BUFFERS
  1094. *
  1095. * Make sure the mem_used offset at this point is the
  1096. * same as in allocate_shared memory or the following
  1097. * boundary adjustment will be incorrect (i.e. not allocating
  1098. * the non-mac receive buffers above cannot change the 256
  1099. * byte offset).
  1100. *
  1101. * Since this cannot be guaranteed, adding the full 256 bytes
  1102. * to the amount of shared memory used at this point will guaranteed
  1103. * that the rx data buffers do not overflow shared memory.
  1104. */
  1105. mem_used += 0x100;
  1106. return (0xffff - mem_used) / (RX_DATA_BUFFER_SIZE + sizeof(BDBlock));
  1107. }
  1108. static int smctr_get_physical_drop_number(struct net_device *dev)
  1109. {
  1110. smctr_issue_read_word_cmd(dev, RW_PHYSICAL_DROP_NUMBER);
  1111. return smctr_wait_cmd(dev);
  1112. }
  1113. static __u8 * smctr_get_rx_pointer(struct net_device *dev, short queue)
  1114. {
  1115. struct net_local *tp = netdev_priv(dev);
  1116. BDBlock *bdb;
  1117. bdb = (BDBlock *)((__u32)tp->ram_access
  1118. + (__u32)(tp->rx_fcb_curr[queue]->trc_bdb_ptr));
  1119. tp->rx_fcb_curr[queue]->bdb_ptr = bdb;
  1120. return (__u8 *)bdb->data_block_ptr;
  1121. }
  1122. static int smctr_get_station_id(struct net_device *dev)
  1123. {
  1124. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_MAC_ADDRESS);
  1125. return smctr_wait_cmd(dev);
  1126. }
  1127. /*
  1128. * Get the current statistics. This may be called with the card open
  1129. * or closed.
  1130. */
  1131. static struct net_device_stats *smctr_get_stats(struct net_device *dev)
  1132. {
  1133. struct net_local *tp = netdev_priv(dev);
  1134. return (struct net_device_stats *)&tp->MacStat;
  1135. }
  1136. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  1137. __u16 bytes_count)
  1138. {
  1139. struct net_local *tp = netdev_priv(dev);
  1140. FCBlock *pFCB;
  1141. BDBlock *pbdb;
  1142. unsigned short alloc_size;
  1143. unsigned short *temp;
  1144. if(smctr_debug > 20)
  1145. printk(KERN_DEBUG "smctr_get_tx_fcb\n");
  1146. /* check if there is enough FCB blocks */
  1147. if(tp->num_tx_fcbs_used[queue] >= tp->num_tx_fcbs[queue])
  1148. return (FCBlock *)(-1L);
  1149. /* round off the input pkt size to the nearest even number */
  1150. alloc_size = (bytes_count + 1) & 0xfffe;
  1151. /* check if enough mem */
  1152. if((tp->tx_buff_used[queue] + alloc_size) > tp->tx_buff_size[queue])
  1153. return (FCBlock *)(-1L);
  1154. /* check if past the end ;
  1155. * if exactly enough mem to end of ring, alloc from front.
  1156. * this avoids update of curr when curr = end
  1157. */
  1158. if(((unsigned long)(tp->tx_buff_curr[queue]) + alloc_size)
  1159. >= (unsigned long)(tp->tx_buff_end[queue]))
  1160. {
  1161. /* check if enough memory from ring head */
  1162. alloc_size = alloc_size +
  1163. (__u16)((__u32)tp->tx_buff_end[queue]
  1164. - (__u32)tp->tx_buff_curr[queue]);
  1165. if((tp->tx_buff_used[queue] + alloc_size)
  1166. > tp->tx_buff_size[queue])
  1167. {
  1168. return (FCBlock *)(-1L);
  1169. }
  1170. /* ring wrap */
  1171. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  1172. }
  1173. tp->tx_buff_used[queue] += alloc_size;
  1174. tp->num_tx_fcbs_used[queue]++;
  1175. tp->tx_fcb_curr[queue]->frame_length = bytes_count;
  1176. tp->tx_fcb_curr[queue]->memory_alloc = alloc_size;
  1177. temp = tp->tx_buff_curr[queue];
  1178. tp->tx_buff_curr[queue]
  1179. = (__u16 *)((__u32)temp + (__u32)((bytes_count + 1) & 0xfffe));
  1180. pbdb = tp->tx_fcb_curr[queue]->bdb_ptr;
  1181. pbdb->buffer_length = bytes_count;
  1182. pbdb->data_block_ptr = temp;
  1183. pbdb->trc_data_block_ptr = TRC_POINTER(temp);
  1184. pFCB = tp->tx_fcb_curr[queue];
  1185. tp->tx_fcb_curr[queue] = tp->tx_fcb_curr[queue]->next_ptr;
  1186. return pFCB;
  1187. }
  1188. static int smctr_get_upstream_neighbor_addr(struct net_device *dev)
  1189. {
  1190. smctr_issue_read_word_cmd(dev, RW_UPSTREAM_NEIGHBOR_ADDRESS);
  1191. return smctr_wait_cmd(dev);
  1192. }
  1193. static int smctr_hardware_send_packet(struct net_device *dev,
  1194. struct net_local *tp)
  1195. {
  1196. struct tr_statistics *tstat = &tp->MacStat;
  1197. struct sk_buff *skb;
  1198. FCBlock *fcb;
  1199. if(smctr_debug > 10)
  1200. printk(KERN_DEBUG"%s: smctr_hardware_send_packet\n", dev->name);
  1201. if(tp->status != OPEN)
  1202. return -1;
  1203. if(tp->monitor_state_ready != 1)
  1204. return -1;
  1205. for(;;)
  1206. {
  1207. /* Send first buffer from queue */
  1208. skb = skb_dequeue(&tp->SendSkbQueue);
  1209. if(skb == NULL)
  1210. return -1;
  1211. tp->QueueSkb++;
  1212. if(skb->len < SMC_HEADER_SIZE || skb->len > tp->max_packet_size)
  1213. return -1;
  1214. smctr_enable_16bit(dev);
  1215. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1216. if((fcb = smctr_get_tx_fcb(dev, NON_MAC_QUEUE, skb->len))
  1217. == (FCBlock *)(-1L))
  1218. {
  1219. smctr_disable_16bit(dev);
  1220. return -1;
  1221. }
  1222. smctr_tx_move_frame(dev, skb,
  1223. (__u8 *)fcb->bdb_ptr->data_block_ptr, skb->len);
  1224. smctr_set_page(dev, (__u8 *)fcb);
  1225. smctr_trc_send_packet(dev, fcb, NON_MAC_QUEUE);
  1226. dev_kfree_skb(skb);
  1227. tstat->tx_packets++;
  1228. smctr_disable_16bit(dev);
  1229. }
  1230. return 0;
  1231. }
  1232. static int smctr_init_acbs(struct net_device *dev)
  1233. {
  1234. struct net_local *tp = netdev_priv(dev);
  1235. unsigned int i;
  1236. ACBlock *acb;
  1237. if(smctr_debug > 10)
  1238. printk(KERN_DEBUG "%s: smctr_init_acbs\n", dev->name);
  1239. acb = tp->acb_head;
  1240. acb->cmd_done_status = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1241. acb->cmd_info = ACB_CHAIN_END;
  1242. acb->cmd = 0;
  1243. acb->subcmd = 0;
  1244. acb->data_offset_lo = 0;
  1245. acb->data_offset_hi = 0;
  1246. acb->next_ptr
  1247. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1248. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1249. for(i = 1; i < tp->num_acbs; i++)
  1250. {
  1251. acb = acb->next_ptr;
  1252. acb->cmd_done_status
  1253. = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1254. acb->cmd_info = ACB_CHAIN_END;
  1255. acb->cmd = 0;
  1256. acb->subcmd = 0;
  1257. acb->data_offset_lo = 0;
  1258. acb->data_offset_hi = 0;
  1259. acb->next_ptr
  1260. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1261. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1262. }
  1263. acb->next_ptr = tp->acb_head;
  1264. acb->trc_next_ptr = TRC_POINTER(tp->acb_head);
  1265. tp->acb_next = tp->acb_head->next_ptr;
  1266. tp->acb_curr = tp->acb_head->next_ptr;
  1267. tp->num_acbs_used = 0;
  1268. return 0;
  1269. }
  1270. static int smctr_init_adapter(struct net_device *dev)
  1271. {
  1272. struct net_local *tp = netdev_priv(dev);
  1273. int err;
  1274. if(smctr_debug > 10)
  1275. printk(KERN_DEBUG "%s: smctr_init_adapter\n", dev->name);
  1276. tp->status = CLOSED;
  1277. tp->page_offset_mask = (tp->ram_usable * 1024) - 1;
  1278. skb_queue_head_init(&tp->SendSkbQueue);
  1279. tp->QueueSkb = MAX_TX_QUEUE;
  1280. if(!(tp->group_address_0 & 0x0080))
  1281. tp->group_address_0 |= 0x00C0;
  1282. if(!(tp->functional_address_0 & 0x00C0))
  1283. tp->functional_address_0 |= 0x00C0;
  1284. tp->functional_address[0] &= 0xFF7F;
  1285. if(tp->authorized_function_classes == 0)
  1286. tp->authorized_function_classes = 0x7FFF;
  1287. if(tp->authorized_access_priority == 0)
  1288. tp->authorized_access_priority = 0x06;
  1289. smctr_disable_bic_int(dev);
  1290. smctr_set_trc_reset(dev->base_addr);
  1291. smctr_enable_16bit(dev);
  1292. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1293. if(smctr_checksum_firmware(dev))
  1294. {
  1295. printk(KERN_ERR "%s: Previously loaded firmware is missing\n",dev->name);
  1296. return -ENOENT;
  1297. }
  1298. if((err = smctr_ram_memory_test(dev)))
  1299. {
  1300. printk(KERN_ERR "%s: RAM memory test failed.\n", dev->name);
  1301. return -EIO;
  1302. }
  1303. smctr_set_rx_look_ahead(dev);
  1304. smctr_load_node_addr(dev);
  1305. /* Initialize adapter for Internal Self Test. */
  1306. smctr_reset_adapter(dev);
  1307. if((err = smctr_init_card_real(dev)))
  1308. {
  1309. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1310. dev->name, err);
  1311. return -EINVAL;
  1312. }
  1313. /* This routine clobbers the TRC's internal registers. */
  1314. if((err = smctr_internal_self_test(dev)))
  1315. {
  1316. printk(KERN_ERR "%s: Card failed internal self test (%d)\n",
  1317. dev->name, err);
  1318. return -EINVAL;
  1319. }
  1320. /* Re-Initialize adapter's internal registers */
  1321. smctr_reset_adapter(dev);
  1322. if((err = smctr_init_card_real(dev)))
  1323. {
  1324. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1325. dev->name, err);
  1326. return -EINVAL;
  1327. }
  1328. smctr_enable_bic_int(dev);
  1329. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  1330. return err;
  1331. smctr_disable_16bit(dev);
  1332. return 0;
  1333. }
  1334. static int smctr_init_card_real(struct net_device *dev)
  1335. {
  1336. struct net_local *tp = netdev_priv(dev);
  1337. int err = 0;
  1338. if(smctr_debug > 10)
  1339. printk(KERN_DEBUG "%s: smctr_init_card_real\n", dev->name);
  1340. tp->sh_mem_used = 0;
  1341. tp->num_acbs = NUM_OF_ACBS;
  1342. /* Range Check Max Packet Size */
  1343. if(tp->max_packet_size < 256)
  1344. tp->max_packet_size = 256;
  1345. else
  1346. {
  1347. if(tp->max_packet_size > NON_MAC_TX_BUFFER_MEMORY)
  1348. tp->max_packet_size = NON_MAC_TX_BUFFER_MEMORY;
  1349. }
  1350. tp->num_of_tx_buffs = (NON_MAC_TX_BUFFER_MEMORY
  1351. / tp->max_packet_size) - 1;
  1352. if(tp->num_of_tx_buffs > NUM_NON_MAC_TX_FCBS)
  1353. tp->num_of_tx_buffs = NUM_NON_MAC_TX_FCBS;
  1354. else
  1355. {
  1356. if(tp->num_of_tx_buffs == 0)
  1357. tp->num_of_tx_buffs = 1;
  1358. }
  1359. /* Tx queue constants */
  1360. tp->num_tx_fcbs [BUG_QUEUE] = NUM_BUG_TX_FCBS;
  1361. tp->num_tx_bdbs [BUG_QUEUE] = NUM_BUG_TX_BDBS;
  1362. tp->tx_buff_size [BUG_QUEUE] = BUG_TX_BUFFER_MEMORY;
  1363. tp->tx_buff_used [BUG_QUEUE] = 0;
  1364. tp->tx_queue_status [BUG_QUEUE] = NOT_TRANSMITING;
  1365. tp->num_tx_fcbs [MAC_QUEUE] = NUM_MAC_TX_FCBS;
  1366. tp->num_tx_bdbs [MAC_QUEUE] = NUM_MAC_TX_BDBS;
  1367. tp->tx_buff_size [MAC_QUEUE] = MAC_TX_BUFFER_MEMORY;
  1368. tp->tx_buff_used [MAC_QUEUE] = 0;
  1369. tp->tx_queue_status [MAC_QUEUE] = NOT_TRANSMITING;
  1370. tp->num_tx_fcbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_FCBS;
  1371. tp->num_tx_bdbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_BDBS;
  1372. tp->tx_buff_size [NON_MAC_QUEUE] = NON_MAC_TX_BUFFER_MEMORY;
  1373. tp->tx_buff_used [NON_MAC_QUEUE] = 0;
  1374. tp->tx_queue_status [NON_MAC_QUEUE] = NOT_TRANSMITING;
  1375. /* Receive Queue Constants */
  1376. tp->num_rx_fcbs[MAC_QUEUE] = NUM_MAC_RX_FCBS;
  1377. tp->num_rx_bdbs[MAC_QUEUE] = NUM_MAC_RX_BDBS;
  1378. if(tp->extra_info & CHIP_REV_MASK)
  1379. tp->num_rx_fcbs[NON_MAC_QUEUE] = 78; /* 825 Rev. XE */
  1380. else
  1381. tp->num_rx_fcbs[NON_MAC_QUEUE] = 7; /* 825 Rev. XD */
  1382. tp->num_rx_bdbs[NON_MAC_QUEUE] = smctr_get_num_rx_bdbs(dev);
  1383. smctr_alloc_shared_memory(dev);
  1384. smctr_init_shared_memory(dev);
  1385. if((err = smctr_issue_init_timers_cmd(dev)))
  1386. return err;
  1387. if((err = smctr_issue_init_txrx_cmd(dev)))
  1388. {
  1389. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  1390. return err;
  1391. }
  1392. return 0;
  1393. }
  1394. static int smctr_init_rx_bdbs(struct net_device *dev)
  1395. {
  1396. struct net_local *tp = netdev_priv(dev);
  1397. unsigned int i, j;
  1398. BDBlock *bdb;
  1399. __u16 *buf;
  1400. if(smctr_debug > 10)
  1401. printk(KERN_DEBUG "%s: smctr_init_rx_bdbs\n", dev->name);
  1402. for(i = 0; i < NUM_RX_QS_USED; i++)
  1403. {
  1404. bdb = tp->rx_bdb_head[i];
  1405. buf = tp->rx_buff_head[i];
  1406. bdb->info = (BDB_CHAIN_END | BDB_NO_WARNING);
  1407. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1408. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1409. bdb->data_block_ptr = buf;
  1410. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1411. if(i == NON_MAC_QUEUE)
  1412. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1413. else
  1414. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1415. for(j = 1; j < tp->num_rx_bdbs[i]; j++)
  1416. {
  1417. bdb->next_ptr->back_ptr = bdb;
  1418. bdb = bdb->next_ptr;
  1419. buf = (__u16 *)((char *)buf + RX_DATA_BUFFER_SIZE);
  1420. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1421. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1422. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1423. bdb->data_block_ptr = buf;
  1424. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1425. if(i == NON_MAC_QUEUE)
  1426. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1427. else
  1428. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1429. }
  1430. bdb->next_ptr = tp->rx_bdb_head[i];
  1431. bdb->trc_next_ptr = TRC_POINTER(tp->rx_bdb_head[i]);
  1432. tp->rx_bdb_head[i]->back_ptr = bdb;
  1433. tp->rx_bdb_curr[i] = tp->rx_bdb_head[i]->next_ptr;
  1434. }
  1435. return 0;
  1436. }
  1437. static int smctr_init_rx_fcbs(struct net_device *dev)
  1438. {
  1439. struct net_local *tp = netdev_priv(dev);
  1440. unsigned int i, j;
  1441. FCBlock *fcb;
  1442. for(i = 0; i < NUM_RX_QS_USED; i++)
  1443. {
  1444. fcb = tp->rx_fcb_head[i];
  1445. fcb->frame_status = 0;
  1446. fcb->frame_length = 0;
  1447. fcb->info = FCB_CHAIN_END;
  1448. fcb->next_ptr = (FCBlock *)(((char*)fcb) + sizeof(FCBlock));
  1449. if(i == NON_MAC_QUEUE)
  1450. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1451. else
  1452. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1453. for(j = 1; j < tp->num_rx_fcbs[i]; j++)
  1454. {
  1455. fcb->next_ptr->back_ptr = fcb;
  1456. fcb = fcb->next_ptr;
  1457. fcb->frame_status = 0;
  1458. fcb->frame_length = 0;
  1459. fcb->info = FCB_WARNING;
  1460. fcb->next_ptr
  1461. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1462. if(i == NON_MAC_QUEUE)
  1463. fcb->trc_next_ptr
  1464. = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1465. else
  1466. fcb->trc_next_ptr
  1467. = TRC_POINTER(fcb->next_ptr);
  1468. }
  1469. fcb->next_ptr = tp->rx_fcb_head[i];
  1470. if(i == NON_MAC_QUEUE)
  1471. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1472. else
  1473. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1474. tp->rx_fcb_head[i]->back_ptr = fcb;
  1475. tp->rx_fcb_curr[i] = tp->rx_fcb_head[i]->next_ptr;
  1476. }
  1477. return 0;
  1478. }
  1479. static int smctr_init_shared_memory(struct net_device *dev)
  1480. {
  1481. struct net_local *tp = netdev_priv(dev);
  1482. unsigned int i;
  1483. __u32 *iscpb;
  1484. if(smctr_debug > 10)
  1485. printk(KERN_DEBUG "%s: smctr_init_shared_memory\n", dev->name);
  1486. smctr_set_page(dev, (__u8 *)(unsigned int)tp->iscpb_ptr);
  1487. /* Initialize Initial System Configuration Point. (ISCP) */
  1488. iscpb = (__u32 *)PAGE_POINTER(&tp->iscpb_ptr->trc_scgb_ptr);
  1489. *iscpb = (__u32)(SWAP_WORDS(TRC_POINTER(tp->scgb_ptr)));
  1490. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1491. /* Initialize System Configuration Pointers. (SCP) */
  1492. tp->scgb_ptr->config = (SCGB_ADDRESS_POINTER_FORMAT
  1493. | SCGB_MULTI_WORD_CONTROL | SCGB_DATA_FORMAT
  1494. | SCGB_BURST_LENGTH);
  1495. tp->scgb_ptr->trc_sclb_ptr = TRC_POINTER(tp->sclb_ptr);
  1496. tp->scgb_ptr->trc_acb_ptr = TRC_POINTER(tp->acb_head);
  1497. tp->scgb_ptr->trc_isb_ptr = TRC_POINTER(tp->isb_ptr);
  1498. tp->scgb_ptr->isbsiz = (sizeof(ISBlock)) - 2;
  1499. /* Initialize System Control Block. (SCB) */
  1500. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_NOP;
  1501. tp->sclb_ptr->iack_code = 0;
  1502. tp->sclb_ptr->resume_control = 0;
  1503. tp->sclb_ptr->int_mask_control = 0;
  1504. tp->sclb_ptr->int_mask_state = 0;
  1505. /* Initialize Interrupt Status Block. (ISB) */
  1506. for(i = 0; i < NUM_OF_INTERRUPTS; i++)
  1507. {
  1508. tp->isb_ptr->IStatus[i].IType = 0xf0;
  1509. tp->isb_ptr->IStatus[i].ISubtype = 0;
  1510. }
  1511. tp->current_isb_index = 0;
  1512. /* Initialize Action Command Block. (ACB) */
  1513. smctr_init_acbs(dev);
  1514. /* Initialize transmit FCB's and BDB's. */
  1515. smctr_link_tx_fcbs_to_bdbs(dev);
  1516. smctr_init_tx_bdbs(dev);
  1517. smctr_init_tx_fcbs(dev);
  1518. /* Initialize receive FCB's and BDB's. */
  1519. smctr_init_rx_bdbs(dev);
  1520. smctr_init_rx_fcbs(dev);
  1521. return 0;
  1522. }
  1523. static int smctr_init_tx_bdbs(struct net_device *dev)
  1524. {
  1525. struct net_local *tp = netdev_priv(dev);
  1526. unsigned int i, j;
  1527. BDBlock *bdb;
  1528. for(i = 0; i < NUM_TX_QS_USED; i++)
  1529. {
  1530. bdb = tp->tx_bdb_head[i];
  1531. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1532. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1533. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1534. for(j = 1; j < tp->num_tx_bdbs[i]; j++)
  1535. {
  1536. bdb->next_ptr->back_ptr = bdb;
  1537. bdb = bdb->next_ptr;
  1538. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1539. bdb->next_ptr
  1540. = (BDBlock *)(((char *)bdb) + sizeof( BDBlock)); bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1541. }
  1542. bdb->next_ptr = tp->tx_bdb_head[i];
  1543. bdb->trc_next_ptr = TRC_POINTER(tp->tx_bdb_head[i]);
  1544. tp->tx_bdb_head[i]->back_ptr = bdb;
  1545. }
  1546. return 0;
  1547. }
  1548. static int smctr_init_tx_fcbs(struct net_device *dev)
  1549. {
  1550. struct net_local *tp = netdev_priv(dev);
  1551. unsigned int i, j;
  1552. FCBlock *fcb;
  1553. for(i = 0; i < NUM_TX_QS_USED; i++)
  1554. {
  1555. fcb = tp->tx_fcb_head[i];
  1556. fcb->frame_status = 0;
  1557. fcb->frame_length = 0;
  1558. fcb->info = FCB_CHAIN_END;
  1559. fcb->next_ptr = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1560. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1561. for(j = 1; j < tp->num_tx_fcbs[i]; j++)
  1562. {
  1563. fcb->next_ptr->back_ptr = fcb;
  1564. fcb = fcb->next_ptr;
  1565. fcb->frame_status = 0;
  1566. fcb->frame_length = 0;
  1567. fcb->info = FCB_CHAIN_END;
  1568. fcb->next_ptr
  1569. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1570. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1571. }
  1572. fcb->next_ptr = tp->tx_fcb_head[i];
  1573. fcb->trc_next_ptr = TRC_POINTER(tp->tx_fcb_head[i]);
  1574. tp->tx_fcb_head[i]->back_ptr = fcb;
  1575. tp->tx_fcb_end[i] = tp->tx_fcb_head[i]->next_ptr;
  1576. tp->tx_fcb_curr[i] = tp->tx_fcb_head[i]->next_ptr;
  1577. tp->num_tx_fcbs_used[i] = 0;
  1578. }
  1579. return 0;
  1580. }
  1581. static int smctr_internal_self_test(struct net_device *dev)
  1582. {
  1583. struct net_local *tp = netdev_priv(dev);
  1584. int err;
  1585. if((err = smctr_issue_test_internal_rom_cmd(dev)))
  1586. return err;
  1587. if((err = smctr_wait_cmd(dev)))
  1588. return err;
  1589. if(tp->acb_head->cmd_done_status & 0xff)
  1590. return -1;
  1591. if((err = smctr_issue_test_hic_cmd(dev)))
  1592. return err;
  1593. if((err = smctr_wait_cmd(dev)))
  1594. return err;
  1595. if(tp->acb_head->cmd_done_status & 0xff)
  1596. return -1;
  1597. if((err = smctr_issue_test_mac_reg_cmd(dev)))
  1598. return err;
  1599. if((err = smctr_wait_cmd(dev)))
  1600. return err;
  1601. if(tp->acb_head->cmd_done_status & 0xff)
  1602. return -1;
  1603. return 0;
  1604. }
  1605. /*
  1606. * The typical workload of the driver: Handle the network interface interrupts.
  1607. */
  1608. static irqreturn_t smctr_interrupt(int irq, void *dev_id)
  1609. {
  1610. struct net_device *dev = dev_id;
  1611. struct net_local *tp;
  1612. int ioaddr;
  1613. __u16 interrupt_unmask_bits = 0, interrupt_ack_code = 0xff00;
  1614. __u16 err1, err = NOT_MY_INTERRUPT;
  1615. __u8 isb_type, isb_subtype;
  1616. __u16 isb_index;
  1617. ioaddr = dev->base_addr;
  1618. tp = netdev_priv(dev);
  1619. if(tp->status == NOT_INITIALIZED)
  1620. return IRQ_NONE;
  1621. spin_lock(&tp->lock);
  1622. smctr_disable_bic_int(dev);
  1623. smctr_enable_16bit(dev);
  1624. smctr_clear_int(dev);
  1625. /* First read the LSB */
  1626. while((tp->isb_ptr->IStatus[tp->current_isb_index].IType & 0xf0) == 0)
  1627. {
  1628. isb_index = tp->current_isb_index;
  1629. isb_type = tp->isb_ptr->IStatus[isb_index].IType;
  1630. isb_subtype = tp->isb_ptr->IStatus[isb_index].ISubtype;
  1631. (tp->current_isb_index)++;
  1632. if(tp->current_isb_index == NUM_OF_INTERRUPTS)
  1633. tp->current_isb_index = 0;
  1634. if(isb_type >= 0x10)
  1635. {
  1636. smctr_disable_16bit(dev);
  1637. spin_unlock(&tp->lock);
  1638. return IRQ_HANDLED;
  1639. }
  1640. err = HARDWARE_FAILED;
  1641. interrupt_ack_code = isb_index;
  1642. tp->isb_ptr->IStatus[isb_index].IType |= 0xf0;
  1643. interrupt_unmask_bits |= (1 << (__u16)isb_type);
  1644. switch(isb_type)
  1645. {
  1646. case ISB_IMC_MAC_TYPE_3:
  1647. smctr_disable_16bit(dev);
  1648. switch(isb_subtype)
  1649. {
  1650. case 0:
  1651. tp->monitor_state = MS_MONITOR_FSM_INACTIVE;
  1652. break;
  1653. case 1:
  1654. tp->monitor_state = MS_REPEAT_BEACON_STATE;
  1655. break;
  1656. case 2:
  1657. tp->monitor_state = MS_REPEAT_CLAIM_TOKEN_STATE;
  1658. break;
  1659. case 3:
  1660. tp->monitor_state = MS_TRANSMIT_CLAIM_TOKEN_STATE; break;
  1661. case 4:
  1662. tp->monitor_state = MS_STANDBY_MONITOR_STATE;
  1663. break;
  1664. case 5:
  1665. tp->monitor_state = MS_TRANSMIT_BEACON_STATE;
  1666. break;
  1667. case 6:
  1668. tp->monitor_state = MS_ACTIVE_MONITOR_STATE;
  1669. break;
  1670. case 7:
  1671. tp->monitor_state = MS_TRANSMIT_RING_PURGE_STATE;
  1672. break;
  1673. case 8: /* diagnostic state */
  1674. break;
  1675. case 9:
  1676. tp->monitor_state = MS_BEACON_TEST_STATE;
  1677. if(smctr_lobe_media_test(dev))
  1678. {
  1679. tp->ring_status_flags = RING_STATUS_CHANGED;
  1680. tp->ring_status = AUTO_REMOVAL_ERROR;
  1681. smctr_ring_status_chg(dev);
  1682. smctr_bypass_state(dev);
  1683. }
  1684. else
  1685. smctr_issue_insert_cmd(dev);
  1686. break;
  1687. /* case 0x0a-0xff, illegal states */
  1688. default:
  1689. break;
  1690. }
  1691. tp->ring_status_flags = MONITOR_STATE_CHANGED;
  1692. err = smctr_ring_status_chg(dev);
  1693. smctr_enable_16bit(dev);
  1694. break;
  1695. /* Type 0x02 - MAC Error Counters Interrupt
  1696. * One or more MAC Error Counter is half full
  1697. * MAC Error Counters
  1698. * Lost_FR_Error_Counter
  1699. * RCV_Congestion_Counter
  1700. * FR_copied_Error_Counter
  1701. * FREQ_Error_Counter
  1702. * Token_Error_Counter
  1703. * Line_Error_Counter
  1704. * Internal_Error_Count
  1705. */
  1706. case ISB_IMC_MAC_ERROR_COUNTERS:
  1707. /* Read 802.5 Error Counters */
  1708. err = smctr_issue_read_ring_status_cmd(dev);
  1709. break;
  1710. /* Type 0x04 - MAC Type 2 Interrupt
  1711. * HOST needs to enqueue MAC Frame for transmission
  1712. * SubType Bit 15 - RQ_INIT_PDU( Request Initialization) * Changed from RQ_INIT_PDU to
  1713. * TRC_Status_Changed_Indicate
  1714. */
  1715. case ISB_IMC_MAC_TYPE_2:
  1716. err = smctr_issue_read_ring_status_cmd(dev);
  1717. break;
  1718. /* Type 0x05 - TX Frame Interrupt (FI). */
  1719. case ISB_IMC_TX_FRAME:
  1720. /* BUG QUEUE for TRC stuck receive BUG */
  1721. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1722. {
  1723. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1724. break;
  1725. }
  1726. /* NON-MAC frames only */
  1727. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1728. {
  1729. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1730. break;
  1731. }
  1732. /* MAC frames only */
  1733. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1734. err = smctr_tx_complete(dev, MAC_QUEUE); break;
  1735. /* Type 0x06 - TX END OF QUEUE (FE) */
  1736. case ISB_IMC_END_OF_TX_QUEUE:
  1737. /* BUG queue */
  1738. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1739. {
  1740. /* ok to clear Receive FIFO overrun
  1741. * imask send_BUG now completes.
  1742. */
  1743. interrupt_unmask_bits |= 0x800;
  1744. tp->tx_queue_status[BUG_QUEUE] = NOT_TRANSMITING;
  1745. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1746. break;
  1747. if((err = smctr_restart_tx_chain(dev, BUG_QUEUE)) != SUCCESS)
  1748. break;
  1749. }
  1750. /* NON-MAC queue only */
  1751. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1752. {
  1753. tp->tx_queue_status[NON_MAC_QUEUE] = NOT_TRANSMITING;
  1754. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1755. break;
  1756. if((err = smctr_restart_tx_chain(dev, NON_MAC_QUEUE)) != SUCCESS)
  1757. break;
  1758. }
  1759. /* MAC queue only */
  1760. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1761. {
  1762. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  1763. if((err = smctr_tx_complete(dev, MAC_QUEUE)) != SUCCESS)
  1764. break;
  1765. err = smctr_restart_tx_chain(dev, MAC_QUEUE);
  1766. }
  1767. break;
  1768. /* Type 0x07 - NON-MAC RX Resource Interrupt
  1769. * Subtype bit 12 - (BW) BDB warning
  1770. * Subtype bit 13 - (FW) FCB warning
  1771. * Subtype bit 14 - (BE) BDB End of chain
  1772. * Subtype bit 15 - (FE) FCB End of chain
  1773. */
  1774. case ISB_IMC_NON_MAC_RX_RESOURCE:
  1775. tp->rx_fifo_overrun_count = 0;
  1776. tp->receive_queue_number = NON_MAC_QUEUE;
  1777. err1 = smctr_rx_frame(dev);
  1778. if(isb_subtype & NON_MAC_RX_RESOURCE_FE)
  1779. {
  1780. if((err = smctr_issue_resume_rx_fcb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1781. if(tp->ptr_rx_fcb_overruns)
  1782. (*tp->ptr_rx_fcb_overruns)++;
  1783. }
  1784. if(isb_subtype & NON_MAC_RX_RESOURCE_BE)
  1785. {
  1786. if((err = smctr_issue_resume_rx_bdb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1787. if(tp->ptr_rx_bdb_overruns)
  1788. (*tp->ptr_rx_bdb_overruns)++;
  1789. }
  1790. err = err1;
  1791. break;
  1792. /* Type 0x08 - MAC RX Resource Interrupt
  1793. * Subtype bit 12 - (BW) BDB warning
  1794. * Subtype bit 13 - (FW) FCB warning
  1795. * Subtype bit 14 - (BE) BDB End of chain
  1796. * Subtype bit 15 - (FE) FCB End of chain
  1797. */
  1798. case ISB_IMC_MAC_RX_RESOURCE:
  1799. tp->receive_queue_number = MAC_QUEUE;
  1800. err1 = smctr_rx_frame(dev);
  1801. if(isb_subtype & MAC_RX_RESOURCE_FE)
  1802. {
  1803. if((err = smctr_issue_resume_rx_fcb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1804. break;
  1805. if(tp->ptr_rx_fcb_overruns)
  1806. (*tp->ptr_rx_fcb_overruns)++;
  1807. }
  1808. if(isb_subtype & MAC_RX_RESOURCE_BE)
  1809. {
  1810. if((err = smctr_issue_resume_rx_bdb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1811. break;
  1812. if(tp->ptr_rx_bdb_overruns)
  1813. (*tp->ptr_rx_bdb_overruns)++;
  1814. }
  1815. err = err1;
  1816. break;
  1817. /* Type 0x09 - NON_MAC RX Frame Interrupt */
  1818. case ISB_IMC_NON_MAC_RX_FRAME:
  1819. tp->rx_fifo_overrun_count = 0;
  1820. tp->receive_queue_number = NON_MAC_QUEUE;
  1821. err = smctr_rx_frame(dev);
  1822. break;
  1823. /* Type 0x0A - MAC RX Frame Interrupt */
  1824. case ISB_IMC_MAC_RX_FRAME:
  1825. tp->receive_queue_number = MAC_QUEUE;
  1826. err = smctr_rx_frame(dev);
  1827. break;
  1828. /* Type 0x0B - TRC status
  1829. * TRC has encountered an error condition
  1830. * subtype bit 14 - transmit FIFO underrun
  1831. * subtype bit 15 - receive FIFO overrun
  1832. */
  1833. case ISB_IMC_TRC_FIFO_STATUS:
  1834. if(isb_subtype & TRC_FIFO_STATUS_TX_UNDERRUN)
  1835. {
  1836. if(tp->ptr_tx_fifo_underruns)
  1837. (*tp->ptr_tx_fifo_underruns)++;
  1838. }
  1839. if(isb_subtype & TRC_FIFO_STATUS_RX_OVERRUN)
  1840. {
  1841. /* update overrun stuck receive counter
  1842. * if >= 3, has to clear it by sending
  1843. * back to back frames. We pick
  1844. * DAT(duplicate address MAC frame)
  1845. */
  1846. tp->rx_fifo_overrun_count++;
  1847. if(tp->rx_fifo_overrun_count >= 3)
  1848. {
  1849. tp->rx_fifo_overrun_count = 0;
  1850. /* delay clearing fifo overrun
  1851. * imask till send_BUG tx
  1852. * complete posted
  1853. */
  1854. interrupt_unmask_bits &= (~0x800);
  1855. printk(KERN_CRIT "Jay please send bug\n");// smctr_send_bug(dev);
  1856. }
  1857. if(tp->ptr_rx_fifo_overruns)
  1858. (*tp->ptr_rx_fifo_overruns)++;
  1859. }
  1860. err = SUCCESS;
  1861. break;
  1862. /* Type 0x0C - Action Command Status Interrupt
  1863. * Subtype bit 14 - CB end of command chain (CE)
  1864. * Subtype bit 15 - CB command interrupt (CI)
  1865. */
  1866. case ISB_IMC_COMMAND_STATUS:
  1867. err = SUCCESS;
  1868. if(tp->acb_head->cmd == ACB_CMD_HIC_NOP)
  1869. {
  1870. printk(KERN_ERR "i1\n");
  1871. smctr_disable_16bit(dev);
  1872. /* XXXXXXXXXXXXXXXXX */
  1873. /* err = UM_Interrupt(dev); */
  1874. smctr_enable_16bit(dev);
  1875. }
  1876. else
  1877. {
  1878. if((tp->acb_head->cmd
  1879. == ACB_CMD_READ_TRC_STATUS) &&
  1880. (tp->acb_head->subcmd
  1881. == RW_TRC_STATUS_BLOCK))
  1882. {
  1883. if(tp->ptr_bcn_type)
  1884. {
  1885. *(tp->ptr_bcn_type)
  1886. = (__u32)((SBlock *)tp->misc_command_data)->BCN_Type;
  1887. }
  1888. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & ERROR_COUNTERS_CHANGED)
  1889. {
  1890. smctr_update_err_stats(dev);
  1891. }
  1892. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & TI_NDIS_RING_STATUS_CHANGED)
  1893. {
  1894. tp->ring_status
  1895. = ((SBlock*)tp->misc_command_data)->TI_NDIS_Ring_Status;
  1896. smctr_disable_16bit(dev);
  1897. err = smctr_ring_status_chg(dev);
  1898. smctr_enable_16bit(dev);
  1899. if((tp->ring_status & REMOVE_RECEIVED) &&
  1900. (tp->config_word0 & NO_AUTOREMOVE))
  1901. {
  1902. smctr_issue_remove_cmd(dev);
  1903. }
  1904. if(err != SUCCESS)
  1905. {
  1906. tp->acb_pending = 0;
  1907. break;
  1908. }
  1909. }
  1910. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & UNA_CHANGED)
  1911. {
  1912. if(tp->ptr_una)
  1913. {
  1914. tp->ptr_una[0] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[0]);
  1915. tp->ptr_una[1] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[1]);
  1916. tp->ptr_una[2] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[2]);
  1917. }
  1918. }
  1919. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & READY_TO_SEND_RQ_INIT) {
  1920. err = smctr_send_rq_init(dev);
  1921. }
  1922. }
  1923. }
  1924. tp->acb_pending = 0;
  1925. break;
  1926. /* Type 0x0D - MAC Type 1 interrupt
  1927. * Subtype -- 00 FR_BCN received at S12
  1928. * 01 FR_BCN received at S21
  1929. * 02 FR_DAT(DA=MA, A<>0) received at S21
  1930. * 03 TSM_EXP at S21
  1931. * 04 FR_REMOVE received at S42
  1932. * 05 TBR_EXP, BR_FLAG_SET at S42
  1933. * 06 TBT_EXP at S53
  1934. */
  1935. case ISB_IMC_MAC_TYPE_1:
  1936. if(isb_subtype > 8)
  1937. {
  1938. err = HARDWARE_FAILED;
  1939. break;
  1940. }
  1941. err = SUCCESS;
  1942. switch(isb_subtype)
  1943. {
  1944. case 0:
  1945. tp->join_state = JS_BYPASS_STATE;
  1946. if(tp->status != CLOSED)
  1947. {
  1948. tp->status = CLOSED;
  1949. err = smctr_status_chg(dev);
  1950. }
  1951. break;
  1952. case 1:
  1953. tp->join_state = JS_LOBE_TEST_STATE;
  1954. break;
  1955. case 2:
  1956. tp->join_state = JS_DETECT_MONITOR_PRESENT_STATE;
  1957. break;
  1958. case 3:
  1959. tp->join_state = JS_AWAIT_NEW_MONITOR_STATE;
  1960. break;
  1961. case 4:
  1962. tp->join_state = JS_DUPLICATE_ADDRESS_TEST_STATE;
  1963. break;
  1964. case 5:
  1965. tp->join_state = JS_NEIGHBOR_NOTIFICATION_STATE;
  1966. break;
  1967. case 6:
  1968. tp->join_state = JS_REQUEST_INITIALIZATION_STATE;
  1969. break;
  1970. case 7:
  1971. tp->join_state = JS_JOIN_COMPLETE_STATE;
  1972. tp->status = OPEN;
  1973. err = smctr_status_chg(dev);
  1974. break;
  1975. case 8:
  1976. tp->join_state = JS_BYPASS_WAIT_STATE;
  1977. break;
  1978. }
  1979. break ;
  1980. /* Type 0x0E - TRC Initialization Sequence Interrupt
  1981. * Subtype -- 00-FF Initializatin sequence complete
  1982. */
  1983. case ISB_IMC_TRC_INTRNL_TST_STATUS:
  1984. tp->status = INITIALIZED;
  1985. smctr_disable_16bit(dev);
  1986. err = smctr_status_chg(dev);
  1987. smctr_enable_16bit(dev);
  1988. break;
  1989. /* other interrupt types, illegal */
  1990. default:
  1991. break;
  1992. }
  1993. if(err != SUCCESS)
  1994. break;
  1995. }
  1996. /* Checking the ack code instead of the unmask bits here is because :
  1997. * while fixing the stuck receive, DAT frame are sent and mask off
  1998. * FIFO overrun interrupt temporarily (interrupt_unmask_bits = 0)
  1999. * but we still want to issue ack to ISB
  2000. */
  2001. if(!(interrupt_ack_code & 0xff00))
  2002. smctr_issue_int_ack(dev, interrupt_ack_code, interrupt_unmask_bits);
  2003. smctr_disable_16bit(dev);
  2004. smctr_enable_bic_int(dev);
  2005. spin_unlock(&tp->lock);
  2006. return IRQ_HANDLED;
  2007. }
  2008. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  2009. __u16 interrupt_enable_mask)
  2010. {
  2011. struct net_local *tp = netdev_priv(dev);
  2012. int err;
  2013. if((err = smctr_wait_while_cbusy(dev)))
  2014. return err;
  2015. tp->sclb_ptr->int_mask_control = interrupt_enable_mask;
  2016. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2017. smctr_set_ctrl_attention(dev);
  2018. return 0;
  2019. }
  2020. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code, __u16 ibits)
  2021. {
  2022. struct net_local *tp = netdev_priv(dev);
  2023. if(smctr_wait_while_cbusy(dev))
  2024. return -1;
  2025. tp->sclb_ptr->int_mask_control = ibits;
  2026. tp->sclb_ptr->iack_code = iack_code << 1; /* use the offset from base */ tp->sclb_ptr->resume_control = 0;
  2027. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_IACK_CODE_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2028. smctr_set_ctrl_attention(dev);
  2029. return 0;
  2030. }
  2031. static int smctr_issue_init_timers_cmd(struct net_device *dev)
  2032. {
  2033. struct net_local *tp = netdev_priv(dev);
  2034. unsigned int i;
  2035. int err;
  2036. __u16 *pTimer_Struc = (__u16 *)tp->misc_command_data;
  2037. if((err = smctr_wait_while_cbusy(dev)))
  2038. return err;
  2039. if((err = smctr_wait_cmd(dev)))
  2040. return err;
  2041. tp->config_word0 = THDREN | DMA_TRIGGER | USETPT | NO_AUTOREMOVE;
  2042. tp->config_word1 = 0;
  2043. if((tp->media_type == MEDIA_STP_16) ||
  2044. (tp->media_type == MEDIA_UTP_16) ||
  2045. (tp->media_type == MEDIA_STP_16_UTP_16))
  2046. {
  2047. tp->config_word0 |= FREQ_16MB_BIT;
  2048. }
  2049. if(tp->mode_bits & EARLY_TOKEN_REL)
  2050. tp->config_word0 |= ETREN;
  2051. if(tp->mode_bits & LOOPING_MODE_MASK)
  2052. tp->config_word0 |= RX_OWN_BIT;
  2053. else
  2054. tp->config_word0 &= ~RX_OWN_BIT;
  2055. if(tp->receive_mask & PROMISCUOUS_MODE)
  2056. tp->config_word0 |= PROMISCUOUS_BIT;
  2057. else
  2058. tp->config_word0 &= ~PROMISCUOUS_BIT;
  2059. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  2060. tp->config_word0 |= SAVBAD_BIT;
  2061. else
  2062. tp->config_word0 &= ~SAVBAD_BIT;
  2063. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  2064. tp->config_word0 |= RXATMAC;
  2065. else
  2066. tp->config_word0 &= ~RXATMAC;
  2067. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  2068. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  2069. else
  2070. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  2071. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  2072. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  2073. else
  2074. {
  2075. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  2076. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  2077. else
  2078. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  2079. }
  2080. if((tp->media_type == MEDIA_STP_16) ||
  2081. (tp->media_type == MEDIA_UTP_16) ||
  2082. (tp->media_type == MEDIA_STP_16_UTP_16))
  2083. {
  2084. tp->config_word1 |= INTERFRAME_SPACING_16;
  2085. }
  2086. else
  2087. tp->config_word1 |= INTERFRAME_SPACING_4;
  2088. *pTimer_Struc++ = tp->config_word0;
  2089. *pTimer_Struc++ = tp->config_word1;
  2090. if((tp->media_type == MEDIA_STP_4) ||
  2091. (tp->media_type == MEDIA_UTP_4) ||
  2092. (tp->media_type == MEDIA_STP_4_UTP_4))
  2093. {
  2094. *pTimer_Struc++ = 0x00FA; /* prescale */
  2095. *pTimer_Struc++ = 0x2710; /* TPT_limit */
  2096. *pTimer_Struc++ = 0x2710; /* TQP_limit */
  2097. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2098. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2099. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2100. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2101. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2102. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2103. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2104. *pTimer_Struc++ = 0x1162; /* THT_limit */
  2105. *pTimer_Struc++ = 0x07D0; /* TRR_limit */
  2106. *pTimer_Struc++ = 0x1388; /* TVX_limit */
  2107. *pTimer_Struc++ = 0x0000; /* reserved */
  2108. }
  2109. else
  2110. {
  2111. *pTimer_Struc++ = 0x03E8; /* prescale */
  2112. *pTimer_Struc++ = 0x9C40; /* TPT_limit */
  2113. *pTimer_Struc++ = 0x9C40; /* TQP_limit */
  2114. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2115. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2116. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2117. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2118. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2119. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2120. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2121. *pTimer_Struc++ = 0x4588; /* THT_limit */
  2122. *pTimer_Struc++ = 0x1F40; /* TRR_limit */
  2123. *pTimer_Struc++ = 0x4E20; /* TVX_limit */
  2124. *pTimer_Struc++ = 0x0000; /* reserved */
  2125. }
  2126. /* Set node address. */
  2127. *pTimer_Struc++ = dev->dev_addr[0] << 8
  2128. | (dev->dev_addr[1] & 0xFF);
  2129. *pTimer_Struc++ = dev->dev_addr[2] << 8
  2130. | (dev->dev_addr[3] & 0xFF);
  2131. *pTimer_Struc++ = dev->dev_addr[4] << 8
  2132. | (dev->dev_addr[5] & 0xFF);
  2133. /* Set group address. */
  2134. *pTimer_Struc++ = tp->group_address_0 << 8
  2135. | tp->group_address_0 >> 8;
  2136. *pTimer_Struc++ = tp->group_address[0] << 8
  2137. | tp->group_address[0] >> 8;
  2138. *pTimer_Struc++ = tp->group_address[1] << 8
  2139. | tp->group_address[1] >> 8;
  2140. /* Set functional address. */
  2141. *pTimer_Struc++ = tp->functional_address_0 << 8
  2142. | tp->functional_address_0 >> 8;
  2143. *pTimer_Struc++ = tp->functional_address[0] << 8
  2144. | tp->functional_address[0] >> 8;
  2145. *pTimer_Struc++ = tp->functional_address[1] << 8
  2146. | tp->functional_address[1] >> 8;
  2147. /* Set Bit-Wise group address. */
  2148. *pTimer_Struc++ = tp->bitwise_group_address[0] << 8
  2149. | tp->bitwise_group_address[0] >> 8;
  2150. *pTimer_Struc++ = tp->bitwise_group_address[1] << 8
  2151. | tp->bitwise_group_address[1] >> 8;
  2152. /* Set ring number address. */
  2153. *pTimer_Struc++ = tp->source_ring_number;
  2154. *pTimer_Struc++ = tp->target_ring_number;
  2155. /* Physical drop number. */
  2156. *pTimer_Struc++ = (unsigned short)0;
  2157. *pTimer_Struc++ = (unsigned short)0;
  2158. /* Product instance ID. */
  2159. for(i = 0; i < 9; i++)
  2160. *pTimer_Struc++ = (unsigned short)0;
  2161. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TRC_TIMERS, 0);
  2162. return err;
  2163. }
  2164. static int smctr_issue_init_txrx_cmd(struct net_device *dev)
  2165. {
  2166. struct net_local *tp = netdev_priv(dev);
  2167. unsigned int i;
  2168. int err;
  2169. void **txrx_ptrs = (void *)tp->misc_command_data;
  2170. if((err = smctr_wait_while_cbusy(dev)))
  2171. return err;
  2172. if((err = smctr_wait_cmd(dev)))
  2173. {
  2174. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  2175. return err;
  2176. }
  2177. /* Initialize Transmit Queue Pointers that are used, to point to
  2178. * a single FCB.
  2179. */
  2180. for(i = 0; i < NUM_TX_QS_USED; i++)
  2181. *txrx_ptrs++ = (void *)TRC_POINTER(tp->tx_fcb_head[i]);
  2182. /* Initialize Transmit Queue Pointers that are NOT used to ZERO. */
  2183. for(; i < MAX_TX_QS; i++)
  2184. *txrx_ptrs++ = (void *)0;
  2185. /* Initialize Receive Queue Pointers (MAC and Non-MAC) that are
  2186. * used, to point to a single FCB and a BDB chain of buffers.
  2187. */
  2188. for(i = 0; i < NUM_RX_QS_USED; i++)
  2189. {
  2190. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_fcb_head[i]);
  2191. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_bdb_head[i]);
  2192. }
  2193. /* Initialize Receive Queue Pointers that are NOT used to ZERO. */
  2194. for(; i < MAX_RX_QS; i++)
  2195. {
  2196. *txrx_ptrs++ = (void *)0;
  2197. *txrx_ptrs++ = (void *)0;
  2198. }
  2199. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TX_RX, 0);
  2200. return err;
  2201. }
  2202. static int smctr_issue_insert_cmd(struct net_device *dev)
  2203. {
  2204. int err;
  2205. err = smctr_setup_single_cmd(dev, ACB_CMD_INSERT, ACB_SUB_CMD_NOP);
  2206. return err;
  2207. }
  2208. static int smctr_issue_read_ring_status_cmd(struct net_device *dev)
  2209. {
  2210. int err;
  2211. if((err = smctr_wait_while_cbusy(dev)))
  2212. return err;
  2213. if((err = smctr_wait_cmd(dev)))
  2214. return err;
  2215. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_READ_TRC_STATUS,
  2216. RW_TRC_STATUS_BLOCK);
  2217. return err;
  2218. }
  2219. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt)
  2220. {
  2221. int err;
  2222. if((err = smctr_wait_while_cbusy(dev)))
  2223. return err;
  2224. if((err = smctr_wait_cmd(dev)))
  2225. return err;
  2226. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_READ_VALUE,
  2227. aword_cnt);
  2228. return err;
  2229. }
  2230. static int smctr_issue_remove_cmd(struct net_device *dev)
  2231. {
  2232. struct net_local *tp = netdev_priv(dev);
  2233. int err;
  2234. if((err = smctr_wait_while_cbusy(dev)))
  2235. return err;
  2236. tp->sclb_ptr->resume_control = 0;
  2237. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_REMOVE;
  2238. smctr_set_ctrl_attention(dev);
  2239. return 0;
  2240. }
  2241. static int smctr_issue_resume_acb_cmd(struct net_device *dev)
  2242. {
  2243. struct net_local *tp = netdev_priv(dev);
  2244. int err;
  2245. if((err = smctr_wait_while_cbusy(dev)))
  2246. return err;
  2247. tp->sclb_ptr->resume_control = SCLB_RC_ACB;
  2248. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2249. tp->acb_pending = 1;
  2250. smctr_set_ctrl_attention(dev);
  2251. return 0;
  2252. }
  2253. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue)
  2254. {
  2255. struct net_local *tp = netdev_priv(dev);
  2256. int err;
  2257. if((err = smctr_wait_while_cbusy(dev)))
  2258. return err;
  2259. if(queue == MAC_QUEUE)
  2260. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_BDB;
  2261. else
  2262. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_BDB;
  2263. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2264. smctr_set_ctrl_attention(dev);
  2265. return 0;
  2266. }
  2267. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue)
  2268. {
  2269. struct net_local *tp = netdev_priv(dev);
  2270. if(smctr_debug > 10)
  2271. printk(KERN_DEBUG "%s: smctr_issue_resume_rx_fcb_cmd\n", dev->name);
  2272. if(smctr_wait_while_cbusy(dev))
  2273. return -1;
  2274. if(queue == MAC_QUEUE)
  2275. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_FCB;
  2276. else
  2277. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_FCB;
  2278. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2279. smctr_set_ctrl_attention(dev);
  2280. return 0;
  2281. }
  2282. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue)
  2283. {
  2284. struct net_local *tp = netdev_priv(dev);
  2285. if(smctr_debug > 10)
  2286. printk(KERN_DEBUG "%s: smctr_issue_resume_tx_fcb_cmd\n", dev->name);
  2287. if(smctr_wait_while_cbusy(dev))
  2288. return -1;
  2289. tp->sclb_ptr->resume_control = (SCLB_RC_TFCB0 << queue);
  2290. tp->sclb_ptr->valid_command = SCLB_RESUME_CONTROL_VALID | SCLB_VALID;
  2291. smctr_set_ctrl_attention(dev);
  2292. return 0;
  2293. }
  2294. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev)
  2295. {
  2296. int err;
  2297. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2298. TRC_INTERNAL_ROM_TEST);
  2299. return err;
  2300. }
  2301. static int smctr_issue_test_hic_cmd(struct net_device *dev)
  2302. {
  2303. int err;
  2304. err = smctr_setup_single_cmd(dev, ACB_CMD_HIC_TEST,
  2305. TRC_HOST_INTERFACE_REG_TEST);
  2306. return err;
  2307. }
  2308. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev)
  2309. {
  2310. int err;
  2311. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2312. TRC_MAC_REGISTERS_TEST);
  2313. return err;
  2314. }
  2315. static int smctr_issue_trc_loopback_cmd(struct net_device *dev)
  2316. {
  2317. int err;
  2318. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2319. TRC_INTERNAL_LOOPBACK);
  2320. return err;
  2321. }
  2322. static int smctr_issue_tri_loopback_cmd(struct net_device *dev)
  2323. {
  2324. int err;
  2325. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2326. TRC_TRI_LOOPBACK);
  2327. return err;
  2328. }
  2329. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  2330. short aword_cnt, void *byte)
  2331. {
  2332. struct net_local *tp = netdev_priv(dev);
  2333. unsigned int iword, ibyte;
  2334. int err;
  2335. if((err = smctr_wait_while_cbusy(dev)))
  2336. return err;
  2337. if((err = smctr_wait_cmd(dev)))
  2338. return err;
  2339. for(iword = 0, ibyte = 0; iword < (unsigned int)(aword_cnt & 0xff);
  2340. iword++, ibyte += 2)
  2341. {
  2342. tp->misc_command_data[iword] = (*((__u8 *)byte + ibyte) << 8)
  2343. | (*((__u8 *)byte + ibyte + 1));
  2344. }
  2345. return smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2346. aword_cnt);
  2347. }
  2348. static int smctr_issue_write_word_cmd(struct net_device *dev,
  2349. short aword_cnt, void *word)
  2350. {
  2351. struct net_local *tp = netdev_priv(dev);
  2352. unsigned int i, err;
  2353. if((err = smctr_wait_while_cbusy(dev)))
  2354. return err;
  2355. if((err = smctr_wait_cmd(dev)))
  2356. return err;
  2357. for(i = 0; i < (unsigned int)(aword_cnt & 0xff); i++)
  2358. tp->misc_command_data[i] = *((__u16 *)word + i);
  2359. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2360. aword_cnt);
  2361. return err;
  2362. }
  2363. static int smctr_join_complete_state(struct net_device *dev)
  2364. {
  2365. int err;
  2366. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2367. JS_JOIN_COMPLETE_STATE);
  2368. return err;
  2369. }
  2370. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev)
  2371. {
  2372. struct net_local *tp = netdev_priv(dev);
  2373. unsigned int i, j;
  2374. FCBlock *fcb;
  2375. BDBlock *bdb;
  2376. for(i = 0; i < NUM_TX_QS_USED; i++)
  2377. {
  2378. fcb = tp->tx_fcb_head[i];
  2379. bdb = tp->tx_bdb_head[i];
  2380. for(j = 0; j < tp->num_tx_fcbs[i]; j++)
  2381. {
  2382. fcb->bdb_ptr = bdb;
  2383. fcb->trc_bdb_ptr = TRC_POINTER(bdb);
  2384. fcb = (FCBlock *)((char *)fcb + sizeof(FCBlock));
  2385. bdb = (BDBlock *)((char *)bdb + sizeof(BDBlock));
  2386. }
  2387. }
  2388. return 0;
  2389. }
  2390. static int smctr_load_firmware(struct net_device *dev)
  2391. {
  2392. struct net_local *tp = netdev_priv(dev);
  2393. const struct firmware *fw;
  2394. __u16 i, checksum = 0;
  2395. int err = 0;
  2396. if(smctr_debug > 10)
  2397. printk(KERN_DEBUG "%s: smctr_load_firmware\n", dev->name);
  2398. if (request_firmware(&fw, "tr_smctr.bin", &dev->dev)) {
  2399. printk(KERN_ERR "%s: firmware not found\n", dev->name);
  2400. return UCODE_NOT_PRESENT;
  2401. }
  2402. tp->num_of_tx_buffs = 4;
  2403. tp->mode_bits |= UMAC;
  2404. tp->receive_mask = 0;
  2405. tp->max_packet_size = 4177;
  2406. /* Can only upload the firmware once per adapter reset. */
  2407. if (tp->microcode_version != 0) {
  2408. err = (UCODE_PRESENT);
  2409. goto out;
  2410. }
  2411. /* Verify the firmware exists and is there in the right amount. */
  2412. if (!fw->data ||
  2413. (*(fw->data + UCODE_VERSION_OFFSET) < UCODE_VERSION))
  2414. {
  2415. err = (UCODE_NOT_PRESENT);
  2416. goto out;
  2417. }
  2418. /* UCODE_SIZE is not included in Checksum. */
  2419. for(i = 0; i < *((__u16 *)(fw->data + UCODE_SIZE_OFFSET)); i += 2)
  2420. checksum += *((__u16 *)(fw->data + 2 + i));
  2421. if (checksum) {
  2422. err = (UCODE_NOT_PRESENT);
  2423. goto out;
  2424. }
  2425. /* At this point we have a valid firmware image, lets kick it on up. */
  2426. smctr_enable_adapter_ram(dev);
  2427. smctr_enable_16bit(dev);
  2428. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2429. if((smctr_checksum_firmware(dev)) ||
  2430. (*(fw->data + UCODE_VERSION_OFFSET) > tp->microcode_version))
  2431. {
  2432. smctr_enable_adapter_ctrl_store(dev);
  2433. /* Zero out ram space for firmware. */
  2434. for(i = 0; i < CS_RAM_SIZE; i += 2)
  2435. *((__u16 *)(tp->ram_access + i)) = 0;
  2436. smctr_decode_firmware(dev, fw);
  2437. tp->microcode_version = *(fw->data + UCODE_VERSION_OFFSET); *((__u16 *)(tp->ram_access + CS_RAM_VERSION_OFFSET))
  2438. = (tp->microcode_version << 8);
  2439. *((__u16 *)(tp->ram_access + CS_RAM_CHECKSUM_OFFSET))
  2440. = ~(tp->microcode_version << 8) + 1;
  2441. smctr_disable_adapter_ctrl_store(dev);
  2442. if(smctr_checksum_firmware(dev))
  2443. err = HARDWARE_FAILED;
  2444. }
  2445. else
  2446. err = UCODE_PRESENT;
  2447. smctr_disable_16bit(dev);
  2448. out:
  2449. release_firmware(fw);
  2450. return err;
  2451. }
  2452. static int smctr_load_node_addr(struct net_device *dev)
  2453. {
  2454. int ioaddr = dev->base_addr;
  2455. unsigned int i;
  2456. __u8 r;
  2457. for(i = 0; i < 6; i++)
  2458. {
  2459. r = inb(ioaddr + LAR0 + i);
  2460. dev->dev_addr[i] = (char)r;
  2461. }
  2462. dev->addr_len = 6;
  2463. return 0;
  2464. }
  2465. /* Lobe Media Test.
  2466. * During the transmission of the initial 1500 lobe media MAC frames,
  2467. * the phase lock loop in the 805 chip may lock, and then un-lock, causing
  2468. * the 825 to go into a PURGE state. When performing a PURGE, the MCT
  2469. * microcode will not transmit any frames given to it by the host, and
  2470. * will consequently cause a timeout.
  2471. *
  2472. * NOTE 1: If the monitor_state is MS_BEACON_TEST_STATE, all transmit
  2473. * queues other than the one used for the lobe_media_test should be
  2474. * disabled.!?
  2475. *
  2476. * NOTE 2: If the monitor_state is MS_BEACON_TEST_STATE and the receive_mask
  2477. * has any multi-cast or promiscuous bits set, the receive_mask needs to
  2478. * be changed to clear the multi-cast or promiscuous mode bits, the lobe_test
  2479. * run, and then the receive mask set back to its original value if the test
  2480. * is successful.
  2481. */
  2482. static int smctr_lobe_media_test(struct net_device *dev)
  2483. {
  2484. struct net_local *tp = netdev_priv(dev);
  2485. unsigned int i, perror = 0;
  2486. unsigned short saved_rcv_mask;
  2487. if(smctr_debug > 10)
  2488. printk(KERN_DEBUG "%s: smctr_lobe_media_test\n", dev->name);
  2489. /* Clear receive mask for lobe test. */
  2490. saved_rcv_mask = tp->receive_mask;
  2491. tp->receive_mask = 0;
  2492. smctr_chg_rx_mask(dev);
  2493. /* Setup the lobe media test. */
  2494. smctr_lobe_media_test_cmd(dev);
  2495. if(smctr_wait_cmd(dev))
  2496. goto err;
  2497. /* Tx lobe media test frames. */
  2498. for(i = 0; i < 1500; ++i)
  2499. {
  2500. if(smctr_send_lobe_media_test(dev))
  2501. {
  2502. if(perror)
  2503. goto err;
  2504. else
  2505. {
  2506. perror = 1;
  2507. if(smctr_lobe_media_test_cmd(dev))
  2508. goto err;
  2509. }
  2510. }
  2511. }
  2512. if(smctr_send_dat(dev))
  2513. {
  2514. if(smctr_send_dat(dev))
  2515. goto err;
  2516. }
  2517. /* Check if any frames received during test. */
  2518. if((tp->rx_fcb_curr[MAC_QUEUE]->frame_status) ||
  2519. (tp->rx_fcb_curr[NON_MAC_QUEUE]->frame_status))
  2520. goto err;
  2521. /* Set receive mask to "Promisc" mode. */
  2522. tp->receive_mask = saved_rcv_mask;
  2523. smctr_chg_rx_mask(dev);
  2524. return 0;
  2525. err:
  2526. smctr_reset_adapter(dev);
  2527. tp->status = CLOSED;
  2528. return LOBE_MEDIA_TEST_FAILED;
  2529. }
  2530. static int smctr_lobe_media_test_cmd(struct net_device *dev)
  2531. {
  2532. struct net_local *tp = netdev_priv(dev);
  2533. int err;
  2534. if(smctr_debug > 10)
  2535. printk(KERN_DEBUG "%s: smctr_lobe_media_test_cmd\n", dev->name);
  2536. /* Change to lobe media test state. */
  2537. if(tp->monitor_state != MS_BEACON_TEST_STATE)
  2538. {
  2539. smctr_lobe_media_test_state(dev);
  2540. if(smctr_wait_cmd(dev))
  2541. {
  2542. printk(KERN_ERR "Lobe Failed test state\n");
  2543. return LOBE_MEDIA_TEST_FAILED;
  2544. }
  2545. }
  2546. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2547. TRC_LOBE_MEDIA_TEST);
  2548. return err;
  2549. }
  2550. static int smctr_lobe_media_test_state(struct net_device *dev)
  2551. {
  2552. int err;
  2553. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2554. JS_LOBE_TEST_STATE);
  2555. return err;
  2556. }
  2557. static int smctr_make_8025_hdr(struct net_device *dev,
  2558. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc)
  2559. {
  2560. tmf->ac = MSB(ac_fc); /* msb is access control */
  2561. tmf->fc = LSB(ac_fc); /* lsb is frame control */
  2562. tmf->sa[0] = dev->dev_addr[0];
  2563. tmf->sa[1] = dev->dev_addr[1];
  2564. tmf->sa[2] = dev->dev_addr[2];
  2565. tmf->sa[3] = dev->dev_addr[3];
  2566. tmf->sa[4] = dev->dev_addr[4];
  2567. tmf->sa[5] = dev->dev_addr[5];
  2568. switch(tmf->vc)
  2569. {
  2570. /* Send RQ_INIT to RPS */
  2571. case RQ_INIT:
  2572. tmf->da[0] = 0xc0;
  2573. tmf->da[1] = 0x00;
  2574. tmf->da[2] = 0x00;
  2575. tmf->da[3] = 0x00;
  2576. tmf->da[4] = 0x00;
  2577. tmf->da[5] = 0x02;
  2578. break;
  2579. /* Send RPT_TX_FORWARD to CRS */
  2580. case RPT_TX_FORWARD:
  2581. tmf->da[0] = 0xc0;
  2582. tmf->da[1] = 0x00;
  2583. tmf->da[2] = 0x00;
  2584. tmf->da[3] = 0x00;
  2585. tmf->da[4] = 0x00;
  2586. tmf->da[5] = 0x10;
  2587. break;
  2588. /* Everything else goes to sender */
  2589. default:
  2590. tmf->da[0] = rmf->sa[0];
  2591. tmf->da[1] = rmf->sa[1];
  2592. tmf->da[2] = rmf->sa[2];
  2593. tmf->da[3] = rmf->sa[3];
  2594. tmf->da[4] = rmf->sa[4];
  2595. tmf->da[5] = rmf->sa[5];
  2596. break;
  2597. }
  2598. return 0;
  2599. }
  2600. static int smctr_make_access_pri(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2601. {
  2602. struct net_local *tp = netdev_priv(dev);
  2603. tsv->svi = AUTHORIZED_ACCESS_PRIORITY;
  2604. tsv->svl = S_AUTHORIZED_ACCESS_PRIORITY;
  2605. tsv->svv[0] = MSB(tp->authorized_access_priority);
  2606. tsv->svv[1] = LSB(tp->authorized_access_priority);
  2607. return 0;
  2608. }
  2609. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2610. {
  2611. tsv->svi = ADDRESS_MODIFER;
  2612. tsv->svl = S_ADDRESS_MODIFER;
  2613. tsv->svv[0] = 0;
  2614. tsv->svv[1] = 0;
  2615. return 0;
  2616. }
  2617. static int smctr_make_auth_funct_class(struct net_device *dev,
  2618. MAC_SUB_VECTOR *tsv)
  2619. {
  2620. struct net_local *tp = netdev_priv(dev);
  2621. tsv->svi = AUTHORIZED_FUNCTION_CLASS;
  2622. tsv->svl = S_AUTHORIZED_FUNCTION_CLASS;
  2623. tsv->svv[0] = MSB(tp->authorized_function_classes);
  2624. tsv->svv[1] = LSB(tp->authorized_function_classes);
  2625. return 0;
  2626. }
  2627. static int smctr_make_corr(struct net_device *dev,
  2628. MAC_SUB_VECTOR *tsv, __u16 correlator)
  2629. {
  2630. tsv->svi = CORRELATOR;
  2631. tsv->svl = S_CORRELATOR;
  2632. tsv->svv[0] = MSB(correlator);
  2633. tsv->svv[1] = LSB(correlator);
  2634. return 0;
  2635. }
  2636. static int smctr_make_funct_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2637. {
  2638. struct net_local *tp = netdev_priv(dev);
  2639. smctr_get_functional_address(dev);
  2640. tsv->svi = FUNCTIONAL_ADDRESS;
  2641. tsv->svl = S_FUNCTIONAL_ADDRESS;
  2642. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2643. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2644. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2645. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2646. return 0;
  2647. }
  2648. static int smctr_make_group_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2649. {
  2650. struct net_local *tp = netdev_priv(dev);
  2651. smctr_get_group_address(dev);
  2652. tsv->svi = GROUP_ADDRESS;
  2653. tsv->svl = S_GROUP_ADDRESS;
  2654. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2655. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2656. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2657. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2658. /* Set Group Address Sub-vector to all zeros if only the
  2659. * Group Address/Functional Address Indicator is set.
  2660. */
  2661. if(tsv->svv[0] == 0x80 && tsv->svv[1] == 0x00 &&
  2662. tsv->svv[2] == 0x00 && tsv->svv[3] == 0x00)
  2663. tsv->svv[0] = 0x00;
  2664. return 0;
  2665. }
  2666. static int smctr_make_phy_drop_num(struct net_device *dev,
  2667. MAC_SUB_VECTOR *tsv)
  2668. {
  2669. struct net_local *tp = netdev_priv(dev);
  2670. smctr_get_physical_drop_number(dev);
  2671. tsv->svi = PHYSICAL_DROP;
  2672. tsv->svl = S_PHYSICAL_DROP;
  2673. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2674. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2675. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2676. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2677. return 0;
  2678. }
  2679. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2680. {
  2681. int i;
  2682. tsv->svi = PRODUCT_INSTANCE_ID;
  2683. tsv->svl = S_PRODUCT_INSTANCE_ID;
  2684. for(i = 0; i < 18; i++)
  2685. tsv->svv[i] = 0xF0;
  2686. return 0;
  2687. }
  2688. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2689. {
  2690. struct net_local *tp = netdev_priv(dev);
  2691. smctr_get_station_id(dev);
  2692. tsv->svi = STATION_IDENTIFER;
  2693. tsv->svl = S_STATION_IDENTIFER;
  2694. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2695. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2696. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2697. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2698. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2699. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2700. return 0;
  2701. }
  2702. static int smctr_make_ring_station_status(struct net_device *dev,
  2703. MAC_SUB_VECTOR * tsv)
  2704. {
  2705. tsv->svi = RING_STATION_STATUS;
  2706. tsv->svl = S_RING_STATION_STATUS;
  2707. tsv->svv[0] = 0;
  2708. tsv->svv[1] = 0;
  2709. tsv->svv[2] = 0;
  2710. tsv->svv[3] = 0;
  2711. tsv->svv[4] = 0;
  2712. tsv->svv[5] = 0;
  2713. return 0;
  2714. }
  2715. static int smctr_make_ring_station_version(struct net_device *dev,
  2716. MAC_SUB_VECTOR *tsv)
  2717. {
  2718. struct net_local *tp = netdev_priv(dev);
  2719. tsv->svi = RING_STATION_VERSION_NUMBER;
  2720. tsv->svl = S_RING_STATION_VERSION_NUMBER;
  2721. tsv->svv[0] = 0xe2; /* EBCDIC - S */
  2722. tsv->svv[1] = 0xd4; /* EBCDIC - M */
  2723. tsv->svv[2] = 0xc3; /* EBCDIC - C */
  2724. tsv->svv[3] = 0x40; /* EBCDIC - */
  2725. tsv->svv[4] = 0xe5; /* EBCDIC - V */
  2726. tsv->svv[5] = 0xF0 + (tp->microcode_version >> 4);
  2727. tsv->svv[6] = 0xF0 + (tp->microcode_version & 0x0f);
  2728. tsv->svv[7] = 0x40; /* EBCDIC - */
  2729. tsv->svv[8] = 0xe7; /* EBCDIC - X */
  2730. if(tp->extra_info & CHIP_REV_MASK)
  2731. tsv->svv[9] = 0xc5; /* EBCDIC - E */
  2732. else
  2733. tsv->svv[9] = 0xc4; /* EBCDIC - D */
  2734. return 0;
  2735. }
  2736. static int smctr_make_tx_status_code(struct net_device *dev,
  2737. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus)
  2738. {
  2739. tsv->svi = TRANSMIT_STATUS_CODE;
  2740. tsv->svl = S_TRANSMIT_STATUS_CODE;
  2741. tsv->svv[0] = ((tx_fstatus & 0x0100 >> 6) | IBM_PASS_SOURCE_ADDR);
  2742. /* Stripped frame status of Transmitted Frame */
  2743. tsv->svv[1] = tx_fstatus & 0xff;
  2744. return 0;
  2745. }
  2746. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  2747. MAC_SUB_VECTOR *tsv)
  2748. {
  2749. struct net_local *tp = netdev_priv(dev);
  2750. smctr_get_upstream_neighbor_addr(dev);
  2751. tsv->svi = UPSTREAM_NEIGHBOR_ADDRESS;
  2752. tsv->svl = S_UPSTREAM_NEIGHBOR_ADDRESS;
  2753. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2754. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2755. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2756. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2757. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2758. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2759. return 0;
  2760. }
  2761. static int smctr_make_wrap_data(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2762. {
  2763. tsv->svi = WRAP_DATA;
  2764. tsv->svl = S_WRAP_DATA;
  2765. return 0;
  2766. }
  2767. /*
  2768. * Open/initialize the board. This is called sometime after
  2769. * booting when the 'ifconfig' program is run.
  2770. *
  2771. * This routine should set everything up anew at each open, even
  2772. * registers that "should" only need to be set once at boot, so that
  2773. * there is non-reboot way to recover if something goes wrong.
  2774. */
  2775. static int smctr_open(struct net_device *dev)
  2776. {
  2777. int err;
  2778. if(smctr_debug > 10)
  2779. printk(KERN_DEBUG "%s: smctr_open\n", dev->name);
  2780. err = smctr_init_adapter(dev);
  2781. if(err < 0)
  2782. return err;
  2783. return err;
  2784. }
  2785. /* Interrupt driven open of Token card. */
  2786. static int smctr_open_tr(struct net_device *dev)
  2787. {
  2788. struct net_local *tp = netdev_priv(dev);
  2789. unsigned long flags;
  2790. int err;
  2791. if(smctr_debug > 10)
  2792. printk(KERN_DEBUG "%s: smctr_open_tr\n", dev->name);
  2793. /* Now we can actually open the adapter. */
  2794. if(tp->status == OPEN)
  2795. return 0;
  2796. if(tp->status != INITIALIZED)
  2797. return -1;
  2798. /* FIXME: it would work a lot better if we masked the irq sources
  2799. on the card here, then we could skip the locking and poll nicely */
  2800. spin_lock_irqsave(&tp->lock, flags);
  2801. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2802. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)MAC_QUEUE)))
  2803. goto out;
  2804. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)MAC_QUEUE)))
  2805. goto out;
  2806. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)NON_MAC_QUEUE)))
  2807. goto out;
  2808. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)NON_MAC_QUEUE)))
  2809. goto out;
  2810. tp->status = CLOSED;
  2811. /* Insert into the Ring or Enter Loopback Mode. */
  2812. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_1)
  2813. {
  2814. tp->status = CLOSED;
  2815. if(!(err = smctr_issue_trc_loopback_cmd(dev)))
  2816. {
  2817. if(!(err = smctr_wait_cmd(dev)))
  2818. tp->status = OPEN;
  2819. }
  2820. smctr_status_chg(dev);
  2821. }
  2822. else
  2823. {
  2824. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_2)
  2825. {
  2826. tp->status = CLOSED;
  2827. if(!(err = smctr_issue_tri_loopback_cmd(dev)))
  2828. {
  2829. if(!(err = smctr_wait_cmd(dev)))
  2830. tp->status = OPEN;
  2831. }
  2832. smctr_status_chg(dev);
  2833. }
  2834. else
  2835. {
  2836. if((tp->mode_bits & LOOPING_MODE_MASK)
  2837. == LOOPBACK_MODE_3)
  2838. {
  2839. tp->status = CLOSED;
  2840. if(!(err = smctr_lobe_media_test_cmd(dev)))
  2841. {
  2842. if(!(err = smctr_wait_cmd(dev)))
  2843. tp->status = OPEN;
  2844. }
  2845. smctr_status_chg(dev);
  2846. }
  2847. else
  2848. {
  2849. if(!(err = smctr_lobe_media_test(dev)))
  2850. err = smctr_issue_insert_cmd(dev);
  2851. else
  2852. {
  2853. if(err == LOBE_MEDIA_TEST_FAILED)
  2854. printk(KERN_WARNING "%s: Lobe Media Test Failure - Check cable?\n", dev->name);
  2855. }
  2856. }
  2857. }
  2858. }
  2859. out:
  2860. spin_unlock_irqrestore(&tp->lock, flags);
  2861. return err;
  2862. }
  2863. /* Check for a network adapter of this type,
  2864. * and return device structure if one exists.
  2865. */
  2866. struct net_device __init *smctr_probe(int unit)
  2867. {
  2868. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  2869. static const unsigned ports[] = {
  2870. 0x200, 0x220, 0x240, 0x260, 0x280, 0x2A0, 0x2C0, 0x2E0, 0x300,
  2871. 0x320, 0x340, 0x360, 0x380, 0
  2872. };
  2873. const unsigned *port;
  2874. int err = 0;
  2875. if (!dev)
  2876. return ERR_PTR(-ENOMEM);
  2877. if (unit >= 0) {
  2878. sprintf(dev->name, "tr%d", unit);
  2879. netdev_boot_setup_check(dev);
  2880. }
  2881. if (dev->base_addr > 0x1ff) /* Check a single specified location. */
  2882. err = smctr_probe1(dev, dev->base_addr);
  2883. else if(dev->base_addr != 0) /* Don't probe at all. */
  2884. err =-ENXIO;
  2885. else {
  2886. for (port = ports; *port; port++) {
  2887. err = smctr_probe1(dev, *port);
  2888. if (!err)
  2889. break;
  2890. }
  2891. }
  2892. if (err)
  2893. goto out;
  2894. err = register_netdev(dev);
  2895. if (err)
  2896. goto out1;
  2897. return dev;
  2898. out1:
  2899. #ifdef CONFIG_MCA_LEGACY
  2900. { struct net_local *tp = netdev_priv(dev);
  2901. if (tp->slot_num)
  2902. mca_mark_as_unused(tp->slot_num);
  2903. }
  2904. #endif
  2905. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  2906. free_irq(dev->irq, dev);
  2907. out:
  2908. free_netdev(dev);
  2909. return ERR_PTR(err);
  2910. }
  2911. static const struct net_device_ops smctr_netdev_ops = {
  2912. .ndo_open = smctr_open,
  2913. .ndo_stop = smctr_close,
  2914. .ndo_start_xmit = smctr_send_packet,
  2915. .ndo_tx_timeout = smctr_timeout,
  2916. .ndo_get_stats = smctr_get_stats,
  2917. .ndo_set_multicast_list = smctr_set_multicast_list,
  2918. };
  2919. static int __init smctr_probe1(struct net_device *dev, int ioaddr)
  2920. {
  2921. static unsigned version_printed;
  2922. struct net_local *tp = netdev_priv(dev);
  2923. int err;
  2924. __u32 *ram;
  2925. if(smctr_debug && version_printed++ == 0)
  2926. printk(version);
  2927. spin_lock_init(&tp->lock);
  2928. dev->base_addr = ioaddr;
  2929. /* Actually detect an adapter now. */
  2930. err = smctr_chk_isa(dev);
  2931. if(err < 0)
  2932. {
  2933. if ((err = smctr_chk_mca(dev)) < 0) {
  2934. err = -ENODEV;
  2935. goto out;
  2936. }
  2937. }
  2938. tp = netdev_priv(dev);
  2939. dev->mem_start = tp->ram_base;
  2940. dev->mem_end = dev->mem_start + 0x10000;
  2941. ram = (__u32 *)phys_to_virt(dev->mem_start);
  2942. tp->ram_access = *(__u32 *)&ram;
  2943. tp->status = NOT_INITIALIZED;
  2944. err = smctr_load_firmware(dev);
  2945. if(err != UCODE_PRESENT && err != SUCCESS)
  2946. {
  2947. printk(KERN_ERR "%s: Firmware load failed (%d)\n", dev->name, err);
  2948. err = -EIO;
  2949. goto out;
  2950. }
  2951. /* Allow user to specify ring speed on module insert. */
  2952. if(ringspeed == 4)
  2953. tp->media_type = MEDIA_UTP_4;
  2954. else
  2955. tp->media_type = MEDIA_UTP_16;
  2956. printk(KERN_INFO "%s: %s %s at Io %#4x, Irq %d, Rom %#4x, Ram %#4x.\n",
  2957. dev->name, smctr_name, smctr_model,
  2958. (unsigned int)dev->base_addr,
  2959. dev->irq, tp->rom_base, tp->ram_base);
  2960. dev->netdev_ops = &smctr_netdev_ops;
  2961. dev->watchdog_timeo = HZ;
  2962. return 0;
  2963. out:
  2964. return err;
  2965. }
  2966. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  2967. struct net_device *dev, __u16 rx_status)
  2968. {
  2969. struct net_local *tp = netdev_priv(dev);
  2970. struct sk_buff *skb;
  2971. __u16 rcode, correlator;
  2972. int err = 0;
  2973. __u8 xframe = 1;
  2974. rmf->vl = SWAP_BYTES(rmf->vl);
  2975. if(rx_status & FCB_RX_STATUS_DA_MATCHED)
  2976. {
  2977. switch(rmf->vc)
  2978. {
  2979. /* Received MAC Frames Processed by RS. */
  2980. case INIT:
  2981. if((rcode = smctr_rcv_init(dev, rmf, &correlator)) == HARDWARE_FAILED)
  2982. {
  2983. return rcode;
  2984. }
  2985. if((err = smctr_send_rsp(dev, rmf, rcode,
  2986. correlator)))
  2987. {
  2988. return err;
  2989. }
  2990. break;
  2991. case CHG_PARM:
  2992. if((rcode = smctr_rcv_chg_param(dev, rmf,
  2993. &correlator)) ==HARDWARE_FAILED)
  2994. {
  2995. return rcode;
  2996. }
  2997. if((err = smctr_send_rsp(dev, rmf, rcode,
  2998. correlator)))
  2999. {
  3000. return err;
  3001. }
  3002. break;
  3003. case RQ_ADDR:
  3004. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3005. rmf, &correlator)) != POSITIVE_ACK)
  3006. {
  3007. if(rcode == HARDWARE_FAILED)
  3008. return rcode;
  3009. else
  3010. return smctr_send_rsp(dev, rmf,
  3011. rcode, correlator);
  3012. }
  3013. if((err = smctr_send_rpt_addr(dev, rmf,
  3014. correlator)))
  3015. {
  3016. return err;
  3017. }
  3018. break;
  3019. case RQ_ATTCH:
  3020. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3021. rmf, &correlator)) != POSITIVE_ACK)
  3022. {
  3023. if(rcode == HARDWARE_FAILED)
  3024. return rcode;
  3025. else
  3026. return smctr_send_rsp(dev, rmf,
  3027. rcode,
  3028. correlator);
  3029. }
  3030. if((err = smctr_send_rpt_attch(dev, rmf,
  3031. correlator)))
  3032. {
  3033. return err;
  3034. }
  3035. break;
  3036. case RQ_STATE:
  3037. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3038. rmf, &correlator)) != POSITIVE_ACK)
  3039. {
  3040. if(rcode == HARDWARE_FAILED)
  3041. return rcode;
  3042. else
  3043. return smctr_send_rsp(dev, rmf,
  3044. rcode,
  3045. correlator);
  3046. }
  3047. if((err = smctr_send_rpt_state(dev, rmf,
  3048. correlator)))
  3049. {
  3050. return err;
  3051. }
  3052. break;
  3053. case TX_FORWARD: {
  3054. __u16 uninitialized_var(tx_fstatus);
  3055. if((rcode = smctr_rcv_tx_forward(dev, rmf))
  3056. != POSITIVE_ACK)
  3057. {
  3058. if(rcode == HARDWARE_FAILED)
  3059. return rcode;
  3060. else
  3061. return smctr_send_rsp(dev, rmf,
  3062. rcode,
  3063. correlator);
  3064. }
  3065. if((err = smctr_send_tx_forward(dev, rmf,
  3066. &tx_fstatus)) == HARDWARE_FAILED)
  3067. {
  3068. return err;
  3069. }
  3070. if(err == A_FRAME_WAS_FORWARDED)
  3071. {
  3072. if((err = smctr_send_rpt_tx_forward(dev,
  3073. rmf, tx_fstatus))
  3074. == HARDWARE_FAILED)
  3075. {
  3076. return err;
  3077. }
  3078. }
  3079. break;
  3080. }
  3081. /* Received MAC Frames Processed by CRS/REM/RPS. */
  3082. case RSP:
  3083. case RQ_INIT:
  3084. case RPT_NEW_MON:
  3085. case RPT_SUA_CHG:
  3086. case RPT_ACTIVE_ERR:
  3087. case RPT_NN_INCMP:
  3088. case RPT_ERROR:
  3089. case RPT_ATTCH:
  3090. case RPT_STATE:
  3091. case RPT_ADDR:
  3092. break;
  3093. /* Rcvd Att. MAC Frame (if RXATMAC set) or UNKNOWN */
  3094. default:
  3095. xframe = 0;
  3096. if(!(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES))
  3097. {
  3098. rcode = smctr_rcv_unknown(dev, rmf,
  3099. &correlator);
  3100. if((err = smctr_send_rsp(dev, rmf,rcode,
  3101. correlator)))
  3102. {
  3103. return err;
  3104. }
  3105. }
  3106. break;
  3107. }
  3108. }
  3109. else
  3110. {
  3111. /* 1. DA doesn't match (Promiscuous Mode).
  3112. * 2. Parse for Extended MAC Frame Type.
  3113. */
  3114. switch(rmf->vc)
  3115. {
  3116. case RSP:
  3117. case INIT:
  3118. case RQ_INIT:
  3119. case RQ_ADDR:
  3120. case RQ_ATTCH:
  3121. case RQ_STATE:
  3122. case CHG_PARM:
  3123. case RPT_ADDR:
  3124. case RPT_ERROR:
  3125. case RPT_ATTCH:
  3126. case RPT_STATE:
  3127. case RPT_NEW_MON:
  3128. case RPT_SUA_CHG:
  3129. case RPT_NN_INCMP:
  3130. case RPT_ACTIVE_ERR:
  3131. break;
  3132. default:
  3133. xframe = 0;
  3134. break;
  3135. }
  3136. }
  3137. /* NOTE: UNKNOWN MAC frames will NOT be passed up unless
  3138. * ACCEPT_ATT_MAC_FRAMES is set.
  3139. */
  3140. if(((tp->receive_mask & ACCEPT_ATT_MAC_FRAMES) &&
  3141. (xframe == (__u8)0)) ||
  3142. ((tp->receive_mask & ACCEPT_EXT_MAC_FRAMES) &&
  3143. (xframe == (__u8)1)))
  3144. {
  3145. rmf->vl = SWAP_BYTES(rmf->vl);
  3146. if (!(skb = dev_alloc_skb(size)))
  3147. return -ENOMEM;
  3148. skb->len = size;
  3149. /* Slide data into a sleek skb. */
  3150. skb_put(skb, skb->len);
  3151. skb_copy_to_linear_data(skb, rmf, skb->len);
  3152. /* Update Counters */
  3153. tp->MacStat.rx_packets++;
  3154. tp->MacStat.rx_bytes += skb->len;
  3155. /* Kick the packet on up. */
  3156. skb->protocol = tr_type_trans(skb, dev);
  3157. netif_rx(skb);
  3158. err = 0;
  3159. }
  3160. return err;
  3161. }
  3162. /* Adapter RAM test. Incremental word ODD boundary data test. */
  3163. static int smctr_ram_memory_test(struct net_device *dev)
  3164. {
  3165. struct net_local *tp = netdev_priv(dev);
  3166. __u16 page, pages_of_ram, start_pattern = 0, word_pattern = 0,
  3167. word_read = 0, err_word = 0, err_pattern = 0;
  3168. unsigned int err_offset;
  3169. __u32 j, pword;
  3170. __u8 err = 0;
  3171. if(smctr_debug > 10)
  3172. printk(KERN_DEBUG "%s: smctr_ram_memory_test\n", dev->name);
  3173. start_pattern = 0x0001;
  3174. pages_of_ram = tp->ram_size / tp->ram_usable;
  3175. pword = tp->ram_access;
  3176. /* Incremental word ODD boundary test. */
  3177. for(page = 0; (page < pages_of_ram) && (~err);
  3178. page++, start_pattern += 0x8000)
  3179. {
  3180. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3181. + (page * tp->ram_usable * 1024) + 1));
  3182. word_pattern = start_pattern;
  3183. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1; j += 2)
  3184. *(__u16 *)(pword + j) = word_pattern++;
  3185. word_pattern = start_pattern;
  3186. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1 && (~err);
  3187. j += 2, word_pattern++)
  3188. {
  3189. word_read = *(__u16 *)(pword + j);
  3190. if(word_read != word_pattern)
  3191. {
  3192. err = (__u8)1;
  3193. err_offset = j;
  3194. err_word = word_read;
  3195. err_pattern = word_pattern;
  3196. return RAM_TEST_FAILED;
  3197. }
  3198. }
  3199. }
  3200. /* Zero out memory. */
  3201. for(page = 0; page < pages_of_ram && (~err); page++)
  3202. {
  3203. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3204. + (page * tp->ram_usable * 1024)));
  3205. word_pattern = 0;
  3206. for(j = 0; j < (__u32)tp->ram_usable * 1024; j +=2)
  3207. *(__u16 *)(pword + j) = word_pattern;
  3208. for(j =0; j < (__u32)tp->ram_usable * 1024 && (~err); j += 2)
  3209. {
  3210. word_read = *(__u16 *)(pword + j);
  3211. if(word_read != word_pattern)
  3212. {
  3213. err = (__u8)1;
  3214. err_offset = j;
  3215. err_word = word_read;
  3216. err_pattern = word_pattern;
  3217. return RAM_TEST_FAILED;
  3218. }
  3219. }
  3220. }
  3221. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3222. return 0;
  3223. }
  3224. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  3225. __u16 *correlator)
  3226. {
  3227. MAC_SUB_VECTOR *rsv;
  3228. signed short vlen;
  3229. __u16 rcode = POSITIVE_ACK;
  3230. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3231. /* This Frame can only come from a CRS */
  3232. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3233. return E_INAPPROPRIATE_SOURCE_CLASS;
  3234. /* Remove MVID Length from total length. */
  3235. vlen = (signed short)rmf->vl - 4;
  3236. /* Point to First SVID */
  3237. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3238. /* Search for Appropriate SVID's. */
  3239. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3240. {
  3241. switch(rsv->svi)
  3242. {
  3243. case CORRELATOR:
  3244. svectors |= F_CORRELATOR;
  3245. rcode = smctr_set_corr(dev, rsv, correlator);
  3246. break;
  3247. case LOCAL_RING_NUMBER:
  3248. svectors |= F_LOCAL_RING_NUMBER;
  3249. rcode = smctr_set_local_ring_num(dev, rsv);
  3250. break;
  3251. case ASSIGN_PHYSICAL_DROP:
  3252. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3253. rcode = smctr_set_phy_drop(dev, rsv);
  3254. break;
  3255. case ERROR_TIMER_VALUE:
  3256. svectors |= F_ERROR_TIMER_VALUE;
  3257. rcode = smctr_set_error_timer_value(dev, rsv);
  3258. break;
  3259. case AUTHORIZED_FUNCTION_CLASS:
  3260. svectors |= F_AUTHORIZED_FUNCTION_CLASS;
  3261. rcode = smctr_set_auth_funct_class(dev, rsv);
  3262. break;
  3263. case AUTHORIZED_ACCESS_PRIORITY:
  3264. svectors |= F_AUTHORIZED_ACCESS_PRIORITY;
  3265. rcode = smctr_set_auth_access_pri(dev, rsv);
  3266. break;
  3267. default:
  3268. rcode = E_SUB_VECTOR_UNKNOWN;
  3269. break;
  3270. }
  3271. /* Let Sender Know if SUM of SV length's is
  3272. * larger then length in MVID length field
  3273. */
  3274. if((vlen -= rsv->svl) < 0)
  3275. rcode = E_VECTOR_LENGTH_ERROR;
  3276. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3277. }
  3278. if(rcode == POSITIVE_ACK)
  3279. {
  3280. /* Let Sender Know if MVID length field
  3281. * is larger then SUM of SV length's
  3282. */
  3283. if(vlen != 0)
  3284. rcode = E_VECTOR_LENGTH_ERROR;
  3285. else
  3286. {
  3287. /* Let Sender Know if Expected SVID Missing */
  3288. if((svectors & R_CHG_PARM) ^ R_CHG_PARM)
  3289. rcode = E_MISSING_SUB_VECTOR;
  3290. }
  3291. }
  3292. return rcode;
  3293. }
  3294. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  3295. __u16 *correlator)
  3296. {
  3297. MAC_SUB_VECTOR *rsv;
  3298. signed short vlen;
  3299. __u16 rcode = POSITIVE_ACK;
  3300. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3301. /* This Frame can only come from a RPS */
  3302. if((rmf->dc_sc & SC_MASK) != SC_RPS)
  3303. return E_INAPPROPRIATE_SOURCE_CLASS;
  3304. /* Remove MVID Length from total length. */
  3305. vlen = (signed short)rmf->vl - 4;
  3306. /* Point to First SVID */
  3307. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3308. /* Search for Appropriate SVID's */
  3309. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3310. {
  3311. switch(rsv->svi)
  3312. {
  3313. case CORRELATOR:
  3314. svectors |= F_CORRELATOR;
  3315. rcode = smctr_set_corr(dev, rsv, correlator);
  3316. break;
  3317. case LOCAL_RING_NUMBER:
  3318. svectors |= F_LOCAL_RING_NUMBER;
  3319. rcode = smctr_set_local_ring_num(dev, rsv);
  3320. break;
  3321. case ASSIGN_PHYSICAL_DROP:
  3322. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3323. rcode = smctr_set_phy_drop(dev, rsv);
  3324. break;
  3325. case ERROR_TIMER_VALUE:
  3326. svectors |= F_ERROR_TIMER_VALUE;
  3327. rcode = smctr_set_error_timer_value(dev, rsv);
  3328. break;
  3329. default:
  3330. rcode = E_SUB_VECTOR_UNKNOWN;
  3331. break;
  3332. }
  3333. /* Let Sender Know if SUM of SV length's is
  3334. * larger then length in MVID length field
  3335. */
  3336. if((vlen -= rsv->svl) < 0)
  3337. rcode = E_VECTOR_LENGTH_ERROR;
  3338. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3339. }
  3340. if(rcode == POSITIVE_ACK)
  3341. {
  3342. /* Let Sender Know if MVID length field
  3343. * is larger then SUM of SV length's
  3344. */
  3345. if(vlen != 0)
  3346. rcode = E_VECTOR_LENGTH_ERROR;
  3347. else
  3348. {
  3349. /* Let Sender Know if Expected SV Missing */
  3350. if((svectors & R_INIT) ^ R_INIT)
  3351. rcode = E_MISSING_SUB_VECTOR;
  3352. }
  3353. }
  3354. return rcode;
  3355. }
  3356. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf)
  3357. {
  3358. MAC_SUB_VECTOR *rsv;
  3359. signed short vlen;
  3360. __u16 rcode = POSITIVE_ACK;
  3361. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3362. /* This Frame can only come from a CRS */
  3363. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3364. return E_INAPPROPRIATE_SOURCE_CLASS;
  3365. /* Remove MVID Length from total length */
  3366. vlen = (signed short)rmf->vl - 4;
  3367. /* Point to First SVID */
  3368. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3369. /* Search for Appropriate SVID's */
  3370. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3371. {
  3372. switch(rsv->svi)
  3373. {
  3374. case FRAME_FORWARD:
  3375. svectors |= F_FRAME_FORWARD;
  3376. rcode = smctr_set_frame_forward(dev, rsv,
  3377. rmf->dc_sc);
  3378. break;
  3379. default:
  3380. rcode = E_SUB_VECTOR_UNKNOWN;
  3381. break;
  3382. }
  3383. /* Let Sender Know if SUM of SV length's is
  3384. * larger then length in MVID length field
  3385. */
  3386. if((vlen -= rsv->svl) < 0)
  3387. rcode = E_VECTOR_LENGTH_ERROR;
  3388. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3389. }
  3390. if(rcode == POSITIVE_ACK)
  3391. {
  3392. /* Let Sender Know if MVID length field
  3393. * is larger then SUM of SV length's
  3394. */
  3395. if(vlen != 0)
  3396. rcode = E_VECTOR_LENGTH_ERROR;
  3397. else
  3398. {
  3399. /* Let Sender Know if Expected SV Missing */
  3400. if((svectors & R_TX_FORWARD) ^ R_TX_FORWARD)
  3401. rcode = E_MISSING_SUB_VECTOR;
  3402. }
  3403. }
  3404. return rcode;
  3405. }
  3406. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  3407. MAC_HEADER *rmf, __u16 *correlator)
  3408. {
  3409. MAC_SUB_VECTOR *rsv;
  3410. signed short vlen;
  3411. __u16 rcode = POSITIVE_ACK;
  3412. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3413. /* Remove MVID Length from total length */
  3414. vlen = (signed short)rmf->vl - 4;
  3415. /* Point to First SVID */
  3416. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3417. /* Search for Appropriate SVID's */
  3418. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3419. {
  3420. switch(rsv->svi)
  3421. {
  3422. case CORRELATOR:
  3423. svectors |= F_CORRELATOR;
  3424. rcode = smctr_set_corr(dev, rsv, correlator);
  3425. break;
  3426. default:
  3427. rcode = E_SUB_VECTOR_UNKNOWN;
  3428. break;
  3429. }
  3430. /* Let Sender Know if SUM of SV length's is
  3431. * larger then length in MVID length field
  3432. */
  3433. if((vlen -= rsv->svl) < 0)
  3434. rcode = E_VECTOR_LENGTH_ERROR;
  3435. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3436. }
  3437. if(rcode == POSITIVE_ACK)
  3438. {
  3439. /* Let Sender Know if MVID length field
  3440. * is larger then SUM of SV length's
  3441. */
  3442. if(vlen != 0)
  3443. rcode = E_VECTOR_LENGTH_ERROR;
  3444. else
  3445. {
  3446. /* Let Sender Know if Expected SVID Missing */
  3447. if((svectors & R_RQ_ATTCH_STATE_ADDR)
  3448. ^ R_RQ_ATTCH_STATE_ADDR)
  3449. rcode = E_MISSING_SUB_VECTOR;
  3450. }
  3451. }
  3452. return rcode;
  3453. }
  3454. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  3455. __u16 *correlator)
  3456. {
  3457. MAC_SUB_VECTOR *rsv;
  3458. signed short vlen;
  3459. *correlator = 0;
  3460. /* Remove MVID Length from total length */
  3461. vlen = (signed short)rmf->vl - 4;
  3462. /* Point to First SVID */
  3463. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3464. /* Search for CORRELATOR for RSP to UNKNOWN */
  3465. while((vlen > 0) && (*correlator == 0))
  3466. {
  3467. switch(rsv->svi)
  3468. {
  3469. case CORRELATOR:
  3470. smctr_set_corr(dev, rsv, correlator);
  3471. break;
  3472. default:
  3473. break;
  3474. }
  3475. vlen -= rsv->svl;
  3476. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3477. }
  3478. return E_UNRECOGNIZED_VECTOR_ID;
  3479. }
  3480. /*
  3481. * Reset the 825 NIC and exit w:
  3482. * 1. The NIC reset cleared (non-reset state), halted and un-initialized.
  3483. * 2. TINT masked.
  3484. * 3. CBUSY masked.
  3485. * 4. TINT clear.
  3486. * 5. CBUSY clear.
  3487. */
  3488. static int smctr_reset_adapter(struct net_device *dev)
  3489. {
  3490. struct net_local *tp = netdev_priv(dev);
  3491. int ioaddr = dev->base_addr;
  3492. /* Reseting the NIC will put it in a halted and un-initialized state. */ smctr_set_trc_reset(ioaddr);
  3493. mdelay(200); /* ~2 ms */
  3494. smctr_clear_trc_reset(ioaddr);
  3495. mdelay(200); /* ~2 ms */
  3496. /* Remove any latched interrupts that occurred prior to reseting the
  3497. * adapter or possibily caused by line glitches due to the reset.
  3498. */
  3499. outb(tp->trc_mask | CSR_CLRTINT | CSR_CLRCBUSY, ioaddr + CSR);
  3500. return 0;
  3501. }
  3502. static int smctr_restart_tx_chain(struct net_device *dev, short queue)
  3503. {
  3504. struct net_local *tp = netdev_priv(dev);
  3505. int err = 0;
  3506. if(smctr_debug > 10)
  3507. printk(KERN_DEBUG "%s: smctr_restart_tx_chain\n", dev->name);
  3508. if(tp->num_tx_fcbs_used[queue] != 0 &&
  3509. tp->tx_queue_status[queue] == NOT_TRANSMITING)
  3510. {
  3511. tp->tx_queue_status[queue] = TRANSMITING;
  3512. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  3513. }
  3514. return err;
  3515. }
  3516. static int smctr_ring_status_chg(struct net_device *dev)
  3517. {
  3518. struct net_local *tp = netdev_priv(dev);
  3519. if(smctr_debug > 10)
  3520. printk(KERN_DEBUG "%s: smctr_ring_status_chg\n", dev->name);
  3521. /* Check for ring_status_flag: whenever MONITOR_STATE_BIT
  3522. * Bit is set, check value of monitor_state, only then we
  3523. * enable and start transmit/receive timeout (if and only
  3524. * if it is MS_ACTIVE_MONITOR_STATE or MS_STANDBY_MONITOR_STATE)
  3525. */
  3526. if(tp->ring_status_flags == MONITOR_STATE_CHANGED)
  3527. {
  3528. if((tp->monitor_state == MS_ACTIVE_MONITOR_STATE) ||
  3529. (tp->monitor_state == MS_STANDBY_MONITOR_STATE))
  3530. {
  3531. tp->monitor_state_ready = 1;
  3532. }
  3533. else
  3534. {
  3535. /* if adapter is NOT in either active monitor
  3536. * or standby monitor state => Disable
  3537. * transmit/receive timeout.
  3538. */
  3539. tp->monitor_state_ready = 0;
  3540. /* Ring speed problem, switching to auto mode. */
  3541. if(tp->monitor_state == MS_MONITOR_FSM_INACTIVE &&
  3542. !tp->cleanup)
  3543. {
  3544. printk(KERN_INFO "%s: Incorrect ring speed switching.\n",
  3545. dev->name);
  3546. smctr_set_ring_speed(dev);
  3547. }
  3548. }
  3549. }
  3550. if(!(tp->ring_status_flags & RING_STATUS_CHANGED))
  3551. return 0;
  3552. switch(tp->ring_status)
  3553. {
  3554. case RING_RECOVERY:
  3555. printk(KERN_INFO "%s: Ring Recovery\n", dev->name);
  3556. break;
  3557. case SINGLE_STATION:
  3558. printk(KERN_INFO "%s: Single Statinon\n", dev->name);
  3559. break;
  3560. case COUNTER_OVERFLOW:
  3561. printk(KERN_INFO "%s: Counter Overflow\n", dev->name);
  3562. break;
  3563. case REMOVE_RECEIVED:
  3564. printk(KERN_INFO "%s: Remove Received\n", dev->name);
  3565. break;
  3566. case AUTO_REMOVAL_ERROR:
  3567. printk(KERN_INFO "%s: Auto Remove Error\n", dev->name);
  3568. break;
  3569. case LOBE_WIRE_FAULT:
  3570. printk(KERN_INFO "%s: Lobe Wire Fault\n", dev->name);
  3571. break;
  3572. case TRANSMIT_BEACON:
  3573. printk(KERN_INFO "%s: Transmit Beacon\n", dev->name);
  3574. break;
  3575. case SOFT_ERROR:
  3576. printk(KERN_INFO "%s: Soft Error\n", dev->name);
  3577. break;
  3578. case HARD_ERROR:
  3579. printk(KERN_INFO "%s: Hard Error\n", dev->name);
  3580. break;
  3581. case SIGNAL_LOSS:
  3582. printk(KERN_INFO "%s: Signal Loss\n", dev->name);
  3583. break;
  3584. default:
  3585. printk(KERN_INFO "%s: Unknown ring status change\n",
  3586. dev->name);
  3587. break;
  3588. }
  3589. return 0;
  3590. }
  3591. static int smctr_rx_frame(struct net_device *dev)
  3592. {
  3593. struct net_local *tp = netdev_priv(dev);
  3594. __u16 queue, status, rx_size, err = 0;
  3595. __u8 *pbuff;
  3596. if(smctr_debug > 10)
  3597. printk(KERN_DEBUG "%s: smctr_rx_frame\n", dev->name);
  3598. queue = tp->receive_queue_number;
  3599. while((status = tp->rx_fcb_curr[queue]->frame_status) != SUCCESS)
  3600. {
  3601. err = HARDWARE_FAILED;
  3602. if(((status & 0x007f) == 0) ||
  3603. ((tp->receive_mask & ACCEPT_ERR_PACKETS) != 0))
  3604. {
  3605. /* frame length less the CRC (4 bytes) + FS (1 byte) */
  3606. rx_size = tp->rx_fcb_curr[queue]->frame_length - 5;
  3607. pbuff = smctr_get_rx_pointer(dev, queue);
  3608. smctr_set_page(dev, pbuff);
  3609. smctr_disable_16bit(dev);
  3610. /* pbuff points to addr within one page */
  3611. pbuff = (__u8 *)PAGE_POINTER(pbuff);
  3612. if(queue == NON_MAC_QUEUE)
  3613. {
  3614. struct sk_buff *skb;
  3615. skb = dev_alloc_skb(rx_size);
  3616. if (skb) {
  3617. skb_put(skb, rx_size);
  3618. skb_copy_to_linear_data(skb, pbuff, rx_size);
  3619. /* Update Counters */
  3620. tp->MacStat.rx_packets++;
  3621. tp->MacStat.rx_bytes += skb->len;
  3622. /* Kick the packet on up. */
  3623. skb->protocol = tr_type_trans(skb, dev);
  3624. netif_rx(skb);
  3625. } else {
  3626. }
  3627. }
  3628. else
  3629. smctr_process_rx_packet((MAC_HEADER *)pbuff,
  3630. rx_size, dev, status);
  3631. }
  3632. smctr_enable_16bit(dev);
  3633. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3634. smctr_update_rx_chain(dev, queue);
  3635. if(err != SUCCESS)
  3636. break;
  3637. }
  3638. return err;
  3639. }
  3640. static int smctr_send_dat(struct net_device *dev)
  3641. {
  3642. struct net_local *tp = netdev_priv(dev);
  3643. unsigned int i, err;
  3644. MAC_HEADER *tmf;
  3645. FCBlock *fcb;
  3646. if(smctr_debug > 10)
  3647. printk(KERN_DEBUG "%s: smctr_send_dat\n", dev->name);
  3648. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE,
  3649. sizeof(MAC_HEADER))) == (FCBlock *)(-1L))
  3650. {
  3651. return OUT_OF_RESOURCES;
  3652. }
  3653. /* Initialize DAT Data Fields. */
  3654. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3655. tmf->ac = MSB(AC_FC_DAT);
  3656. tmf->fc = LSB(AC_FC_DAT);
  3657. for(i = 0; i < 6; i++)
  3658. {
  3659. tmf->sa[i] = dev->dev_addr[i];
  3660. tmf->da[i] = dev->dev_addr[i];
  3661. }
  3662. tmf->vc = DAT;
  3663. tmf->dc_sc = DC_RS | SC_RS;
  3664. tmf->vl = 4;
  3665. tmf->vl = SWAP_BYTES(tmf->vl);
  3666. /* Start Transmit. */
  3667. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3668. return err;
  3669. /* Wait for Transmit to Complete */
  3670. for(i = 0; i < 10000; i++)
  3671. {
  3672. if(fcb->frame_status & FCB_COMMAND_DONE)
  3673. break;
  3674. mdelay(1);
  3675. }
  3676. /* Check if GOOD frame Tx'ed. */
  3677. if(!(fcb->frame_status & FCB_COMMAND_DONE) ||
  3678. fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3679. {
  3680. return INITIALIZE_FAILED;
  3681. }
  3682. /* De-allocated Tx FCB and Frame Buffer
  3683. * The FCB must be de-allocated manually if executing with
  3684. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3685. * will de-allocate it when the interrupt occurs.
  3686. */
  3687. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3688. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3689. return 0;
  3690. }
  3691. static void smctr_timeout(struct net_device *dev)
  3692. {
  3693. /*
  3694. * If we get here, some higher level has decided we are broken.
  3695. * There should really be a "kick me" function call instead.
  3696. *
  3697. * Resetting the token ring adapter takes a long time so just
  3698. * fake transmission time and go on trying. Our own timeout
  3699. * routine is in sktr_timer_chk()
  3700. */
  3701. dev->trans_start = jiffies; /* prevent tx timeout */
  3702. netif_wake_queue(dev);
  3703. }
  3704. /*
  3705. * Gets skb from system, queues it and checks if it can be sent
  3706. */
  3707. static netdev_tx_t smctr_send_packet(struct sk_buff *skb,
  3708. struct net_device *dev)
  3709. {
  3710. struct net_local *tp = netdev_priv(dev);
  3711. if(smctr_debug > 10)
  3712. printk(KERN_DEBUG "%s: smctr_send_packet\n", dev->name);
  3713. /*
  3714. * Block a transmit overlap
  3715. */
  3716. netif_stop_queue(dev);
  3717. if(tp->QueueSkb == 0)
  3718. return NETDEV_TX_BUSY; /* Return with tbusy set: queue full */
  3719. tp->QueueSkb--;
  3720. skb_queue_tail(&tp->SendSkbQueue, skb);
  3721. smctr_hardware_send_packet(dev, tp);
  3722. if(tp->QueueSkb > 0)
  3723. netif_wake_queue(dev);
  3724. return NETDEV_TX_OK;
  3725. }
  3726. static int smctr_send_lobe_media_test(struct net_device *dev)
  3727. {
  3728. struct net_local *tp = netdev_priv(dev);
  3729. MAC_SUB_VECTOR *tsv;
  3730. MAC_HEADER *tmf;
  3731. FCBlock *fcb;
  3732. __u32 i;
  3733. int err;
  3734. if(smctr_debug > 15)
  3735. printk(KERN_DEBUG "%s: smctr_send_lobe_media_test\n", dev->name);
  3736. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(struct trh_hdr)
  3737. + S_WRAP_DATA + S_WRAP_DATA)) == (FCBlock *)(-1L))
  3738. {
  3739. return OUT_OF_RESOURCES;
  3740. }
  3741. /* Initialize DAT Data Fields. */
  3742. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3743. tmf->ac = MSB(AC_FC_LOBE_MEDIA_TEST);
  3744. tmf->fc = LSB(AC_FC_LOBE_MEDIA_TEST);
  3745. for(i = 0; i < 6; i++)
  3746. {
  3747. tmf->da[i] = 0;
  3748. tmf->sa[i] = dev->dev_addr[i];
  3749. }
  3750. tmf->vc = LOBE_MEDIA_TEST;
  3751. tmf->dc_sc = DC_RS | SC_RS;
  3752. tmf->vl = 4;
  3753. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3754. smctr_make_wrap_data(dev, tsv);
  3755. tmf->vl += tsv->svl;
  3756. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3757. smctr_make_wrap_data(dev, tsv);
  3758. tmf->vl += tsv->svl;
  3759. /* Start Transmit. */
  3760. tmf->vl = SWAP_BYTES(tmf->vl);
  3761. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3762. return err;
  3763. /* Wait for Transmit to Complete. (10 ms). */
  3764. for(i=0; i < 10000; i++)
  3765. {
  3766. if(fcb->frame_status & FCB_COMMAND_DONE)
  3767. break;
  3768. mdelay(1);
  3769. }
  3770. /* Check if GOOD frame Tx'ed */
  3771. if(!(fcb->frame_status & FCB_COMMAND_DONE) ||
  3772. fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3773. {
  3774. return LOBE_MEDIA_TEST_FAILED;
  3775. }
  3776. /* De-allocated Tx FCB and Frame Buffer
  3777. * The FCB must be de-allocated manually if executing with
  3778. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3779. * will de-allocate it when the interrupt occurs.
  3780. */
  3781. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3782. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3783. return 0;
  3784. }
  3785. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  3786. __u16 correlator)
  3787. {
  3788. MAC_HEADER *tmf;
  3789. MAC_SUB_VECTOR *tsv;
  3790. FCBlock *fcb;
  3791. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3792. + S_CORRELATOR + S_PHYSICAL_DROP + S_UPSTREAM_NEIGHBOR_ADDRESS
  3793. + S_ADDRESS_MODIFER + S_GROUP_ADDRESS + S_FUNCTIONAL_ADDRESS))
  3794. == (FCBlock *)(-1L))
  3795. {
  3796. return 0;
  3797. }
  3798. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3799. tmf->vc = RPT_ADDR;
  3800. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3801. tmf->vl = 4;
  3802. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ADDR);
  3803. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3804. smctr_make_corr(dev, tsv, correlator);
  3805. tmf->vl += tsv->svl;
  3806. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3807. smctr_make_phy_drop_num(dev, tsv);
  3808. tmf->vl += tsv->svl;
  3809. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3810. smctr_make_upstream_neighbor_addr(dev, tsv);
  3811. tmf->vl += tsv->svl;
  3812. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3813. smctr_make_addr_mod(dev, tsv);
  3814. tmf->vl += tsv->svl;
  3815. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3816. smctr_make_group_addr(dev, tsv);
  3817. tmf->vl += tsv->svl;
  3818. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3819. smctr_make_funct_addr(dev, tsv);
  3820. tmf->vl += tsv->svl;
  3821. /* Subtract out MVID and MVL which is
  3822. * include in both vl and MAC_HEADER
  3823. */
  3824. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3825. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3826. */
  3827. tmf->vl = SWAP_BYTES(tmf->vl);
  3828. return smctr_trc_send_packet(dev, fcb, MAC_QUEUE);
  3829. }
  3830. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  3831. __u16 correlator)
  3832. {
  3833. MAC_HEADER *tmf;
  3834. MAC_SUB_VECTOR *tsv;
  3835. FCBlock *fcb;
  3836. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3837. + S_CORRELATOR + S_PRODUCT_INSTANCE_ID + S_FUNCTIONAL_ADDRESS
  3838. + S_AUTHORIZED_FUNCTION_CLASS + S_AUTHORIZED_ACCESS_PRIORITY))
  3839. == (FCBlock *)(-1L))
  3840. {
  3841. return 0;
  3842. }
  3843. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3844. tmf->vc = RPT_ATTCH;
  3845. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3846. tmf->vl = 4;
  3847. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ATTCH);
  3848. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3849. smctr_make_corr(dev, tsv, correlator);
  3850. tmf->vl += tsv->svl;
  3851. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3852. smctr_make_product_id(dev, tsv);
  3853. tmf->vl += tsv->svl;
  3854. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3855. smctr_make_funct_addr(dev, tsv);
  3856. tmf->vl += tsv->svl;
  3857. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3858. smctr_make_auth_funct_class(dev, tsv);
  3859. tmf->vl += tsv->svl;
  3860. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3861. smctr_make_access_pri(dev, tsv);
  3862. tmf->vl += tsv->svl;
  3863. /* Subtract out MVID and MVL which is
  3864. * include in both vl and MAC_HEADER
  3865. */
  3866. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3867. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3868. */
  3869. tmf->vl = SWAP_BYTES(tmf->vl);
  3870. return smctr_trc_send_packet(dev, fcb, MAC_QUEUE);
  3871. }
  3872. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  3873. __u16 correlator)
  3874. {
  3875. MAC_HEADER *tmf;
  3876. MAC_SUB_VECTOR *tsv;
  3877. FCBlock *fcb;
  3878. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3879. + S_CORRELATOR + S_RING_STATION_VERSION_NUMBER
  3880. + S_RING_STATION_STATUS + S_STATION_IDENTIFER))
  3881. == (FCBlock *)(-1L))
  3882. {
  3883. return 0;
  3884. }
  3885. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3886. tmf->vc = RPT_STATE;
  3887. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3888. tmf->vl = 4;
  3889. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_STATE);
  3890. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3891. smctr_make_corr(dev, tsv, correlator);
  3892. tmf->vl += tsv->svl;
  3893. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3894. smctr_make_ring_station_version(dev, tsv);
  3895. tmf->vl += tsv->svl;
  3896. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3897. smctr_make_ring_station_status(dev, tsv);
  3898. tmf->vl += tsv->svl;
  3899. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3900. smctr_make_station_id(dev, tsv);
  3901. tmf->vl += tsv->svl;
  3902. /* Subtract out MVID and MVL which is
  3903. * include in both vl and MAC_HEADER
  3904. */
  3905. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3906. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3907. */
  3908. tmf->vl = SWAP_BYTES(tmf->vl);
  3909. return smctr_trc_send_packet(dev, fcb, MAC_QUEUE);
  3910. }
  3911. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  3912. MAC_HEADER *rmf, __u16 tx_fstatus)
  3913. {
  3914. MAC_HEADER *tmf;
  3915. MAC_SUB_VECTOR *tsv;
  3916. FCBlock *fcb;
  3917. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3918. + S_TRANSMIT_STATUS_CODE)) == (FCBlock *)(-1L))
  3919. {
  3920. return 0;
  3921. }
  3922. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3923. tmf->vc = RPT_TX_FORWARD;
  3924. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3925. tmf->vl = 4;
  3926. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_TX_FORWARD);
  3927. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3928. smctr_make_tx_status_code(dev, tsv, tx_fstatus);
  3929. tmf->vl += tsv->svl;
  3930. /* Subtract out MVID and MVL which is
  3931. * include in both vl and MAC_HEADER
  3932. */
  3933. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3934. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3935. */
  3936. tmf->vl = SWAP_BYTES(tmf->vl);
  3937. return smctr_trc_send_packet(dev, fcb, MAC_QUEUE);
  3938. }
  3939. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  3940. __u16 rcode, __u16 correlator)
  3941. {
  3942. MAC_HEADER *tmf;
  3943. MAC_SUB_VECTOR *tsv;
  3944. FCBlock *fcb;
  3945. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3946. + S_CORRELATOR + S_RESPONSE_CODE)) == (FCBlock *)(-1L))
  3947. {
  3948. return 0;
  3949. }
  3950. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3951. tmf->vc = RSP;
  3952. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3953. tmf->vl = 4;
  3954. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RSP);
  3955. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3956. smctr_make_corr(dev, tsv, correlator);
  3957. return 0;
  3958. }
  3959. static int smctr_send_rq_init(struct net_device *dev)
  3960. {
  3961. struct net_local *tp = netdev_priv(dev);
  3962. MAC_HEADER *tmf;
  3963. MAC_SUB_VECTOR *tsv;
  3964. FCBlock *fcb;
  3965. unsigned int i, count = 0;
  3966. __u16 fstatus;
  3967. int err;
  3968. do {
  3969. if(((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3970. + S_PRODUCT_INSTANCE_ID + S_UPSTREAM_NEIGHBOR_ADDRESS
  3971. + S_RING_STATION_VERSION_NUMBER + S_ADDRESS_MODIFER))
  3972. == (FCBlock *)(-1L)))
  3973. {
  3974. return 0;
  3975. }
  3976. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3977. tmf->vc = RQ_INIT;
  3978. tmf->dc_sc = DC_RPS | SC_RS;
  3979. tmf->vl = 4;
  3980. smctr_make_8025_hdr(dev, NULL, tmf, AC_FC_RQ_INIT);
  3981. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3982. smctr_make_product_id(dev, tsv);
  3983. tmf->vl += tsv->svl;
  3984. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3985. smctr_make_upstream_neighbor_addr(dev, tsv);
  3986. tmf->vl += tsv->svl;
  3987. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3988. smctr_make_ring_station_version(dev, tsv);
  3989. tmf->vl += tsv->svl;
  3990. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3991. smctr_make_addr_mod(dev, tsv);
  3992. tmf->vl += tsv->svl;
  3993. /* Subtract out MVID and MVL which is
  3994. * include in both vl and MAC_HEADER
  3995. */
  3996. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3997. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3998. */
  3999. tmf->vl = SWAP_BYTES(tmf->vl);
  4000. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4001. return err;
  4002. /* Wait for Transmit to Complete */
  4003. for(i = 0; i < 10000; i++)
  4004. {
  4005. if(fcb->frame_status & FCB_COMMAND_DONE)
  4006. break;
  4007. mdelay(1);
  4008. }
  4009. /* Check if GOOD frame Tx'ed */
  4010. fstatus = fcb->frame_status;
  4011. if(!(fstatus & FCB_COMMAND_DONE))
  4012. return HARDWARE_FAILED;
  4013. if(!(fstatus & FCB_TX_STATUS_E))
  4014. count++;
  4015. /* De-allocated Tx FCB and Frame Buffer
  4016. * The FCB must be de-allocated manually if executing with
  4017. * interrupts disabled, other wise the ISR (LM_Service_Events)
  4018. * will de-allocate it when the interrupt occurs.
  4019. */
  4020. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  4021. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  4022. } while(count < 4 && ((fstatus & FCB_TX_AC_BITS) ^ FCB_TX_AC_BITS));
  4023. return smctr_join_complete_state(dev);
  4024. }
  4025. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  4026. __u16 *tx_fstatus)
  4027. {
  4028. struct net_local *tp = netdev_priv(dev);
  4029. FCBlock *fcb;
  4030. unsigned int i;
  4031. int err;
  4032. /* Check if this is the END POINT of the Transmit Forward Chain. */
  4033. if(rmf->vl <= 18)
  4034. return 0;
  4035. /* Allocate Transmit FCB only by requesting 0 bytes
  4036. * of data buffer.
  4037. */
  4038. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, 0)) == (FCBlock *)(-1L))
  4039. return 0;
  4040. /* Set pointer to Transmit Frame Buffer to the data
  4041. * portion of the received TX Forward frame, making
  4042. * sure to skip over the Vector Code (vc) and Vector
  4043. * length (vl).
  4044. */
  4045. fcb->bdb_ptr->trc_data_block_ptr = TRC_POINTER((__u32)rmf
  4046. + sizeof(MAC_HEADER) + 2);
  4047. fcb->bdb_ptr->data_block_ptr = (__u16 *)((__u32)rmf
  4048. + sizeof(MAC_HEADER) + 2);
  4049. fcb->frame_length = rmf->vl - 4 - 2;
  4050. fcb->bdb_ptr->buffer_length = rmf->vl - 4 - 2;
  4051. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4052. return err;
  4053. /* Wait for Transmit to Complete */
  4054. for(i = 0; i < 10000; i++)
  4055. {
  4056. if(fcb->frame_status & FCB_COMMAND_DONE)
  4057. break;
  4058. mdelay(1);
  4059. }
  4060. /* Check if GOOD frame Tx'ed */
  4061. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4062. {
  4063. if((err = smctr_issue_resume_tx_fcb_cmd(dev, MAC_QUEUE)))
  4064. return err;
  4065. for(i = 0; i < 10000; i++)
  4066. {
  4067. if(fcb->frame_status & FCB_COMMAND_DONE)
  4068. break;
  4069. mdelay(1);
  4070. }
  4071. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4072. return HARDWARE_FAILED;
  4073. }
  4074. *tx_fstatus = fcb->frame_status;
  4075. return A_FRAME_WAS_FORWARDED;
  4076. }
  4077. static int smctr_set_auth_access_pri(struct net_device *dev,
  4078. MAC_SUB_VECTOR *rsv)
  4079. {
  4080. struct net_local *tp = netdev_priv(dev);
  4081. if(rsv->svl != S_AUTHORIZED_ACCESS_PRIORITY)
  4082. return E_SUB_VECTOR_LENGTH_ERROR;
  4083. tp->authorized_access_priority = (rsv->svv[0] << 8 | rsv->svv[1]);
  4084. return POSITIVE_ACK;
  4085. }
  4086. static int smctr_set_auth_funct_class(struct net_device *dev,
  4087. MAC_SUB_VECTOR *rsv)
  4088. {
  4089. struct net_local *tp = netdev_priv(dev);
  4090. if(rsv->svl != S_AUTHORIZED_FUNCTION_CLASS)
  4091. return E_SUB_VECTOR_LENGTH_ERROR;
  4092. tp->authorized_function_classes = (rsv->svv[0] << 8 | rsv->svv[1]);
  4093. return POSITIVE_ACK;
  4094. }
  4095. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  4096. __u16 *correlator)
  4097. {
  4098. if(rsv->svl != S_CORRELATOR)
  4099. return E_SUB_VECTOR_LENGTH_ERROR;
  4100. *correlator = (rsv->svv[0] << 8 | rsv->svv[1]);
  4101. return POSITIVE_ACK;
  4102. }
  4103. static int smctr_set_error_timer_value(struct net_device *dev,
  4104. MAC_SUB_VECTOR *rsv)
  4105. {
  4106. __u16 err_tval;
  4107. int err;
  4108. if(rsv->svl != S_ERROR_TIMER_VALUE)
  4109. return E_SUB_VECTOR_LENGTH_ERROR;
  4110. err_tval = (rsv->svv[0] << 8 | rsv->svv[1])*10;
  4111. smctr_issue_write_word_cmd(dev, RW_TER_THRESHOLD, &err_tval);
  4112. if((err = smctr_wait_cmd(dev)))
  4113. return err;
  4114. return POSITIVE_ACK;
  4115. }
  4116. static int smctr_set_frame_forward(struct net_device *dev,
  4117. MAC_SUB_VECTOR *rsv, __u8 dc_sc)
  4118. {
  4119. if((rsv->svl < 2) || (rsv->svl > S_FRAME_FORWARD))
  4120. return E_SUB_VECTOR_LENGTH_ERROR;
  4121. if((dc_sc & DC_MASK) != DC_CRS)
  4122. {
  4123. if(rsv->svl >= 2 && rsv->svl < 20)
  4124. return E_TRANSMIT_FORWARD_INVALID;
  4125. if((rsv->svv[0] != 0) || (rsv->svv[1] != 0))
  4126. return E_TRANSMIT_FORWARD_INVALID;
  4127. }
  4128. return POSITIVE_ACK;
  4129. }
  4130. static int smctr_set_local_ring_num(struct net_device *dev,
  4131. MAC_SUB_VECTOR *rsv)
  4132. {
  4133. struct net_local *tp = netdev_priv(dev);
  4134. if(rsv->svl != S_LOCAL_RING_NUMBER)
  4135. return E_SUB_VECTOR_LENGTH_ERROR;
  4136. if(tp->ptr_local_ring_num)
  4137. *(__u16 *)(tp->ptr_local_ring_num)
  4138. = (rsv->svv[0] << 8 | rsv->svv[1]);
  4139. return POSITIVE_ACK;
  4140. }
  4141. static unsigned short smctr_set_ctrl_attention(struct net_device *dev)
  4142. {
  4143. struct net_local *tp = netdev_priv(dev);
  4144. int ioaddr = dev->base_addr;
  4145. if(tp->bic_type == BIC_585_CHIP)
  4146. outb((tp->trc_mask | HWR_CA), ioaddr + HWR);
  4147. else
  4148. {
  4149. outb((tp->trc_mask | CSR_CA), ioaddr + CSR);
  4150. outb(tp->trc_mask, ioaddr + CSR);
  4151. }
  4152. return 0;
  4153. }
  4154. static void smctr_set_multicast_list(struct net_device *dev)
  4155. {
  4156. if(smctr_debug > 10)
  4157. printk(KERN_DEBUG "%s: smctr_set_multicast_list\n", dev->name);
  4158. }
  4159. static int smctr_set_page(struct net_device *dev, __u8 *buf)
  4160. {
  4161. struct net_local *tp = netdev_priv(dev);
  4162. __u8 amask;
  4163. __u32 tptr;
  4164. tptr = (__u32)buf - (__u32)tp->ram_access;
  4165. amask = (__u8)((tptr & PR_PAGE_MASK) >> 8);
  4166. outb(amask, dev->base_addr + PR);
  4167. return 0;
  4168. }
  4169. static int smctr_set_phy_drop(struct net_device *dev, MAC_SUB_VECTOR *rsv)
  4170. {
  4171. int err;
  4172. if(rsv->svl != S_PHYSICAL_DROP)
  4173. return E_SUB_VECTOR_LENGTH_ERROR;
  4174. smctr_issue_write_byte_cmd(dev, RW_PHYSICAL_DROP_NUMBER, &rsv->svv[0]);
  4175. if((err = smctr_wait_cmd(dev)))
  4176. return err;
  4177. return POSITIVE_ACK;
  4178. }
  4179. /* Reset the ring speed to the opposite of what it was. This auto-pilot
  4180. * mode requires a complete reset and re-init of the adapter.
  4181. */
  4182. static int smctr_set_ring_speed(struct net_device *dev)
  4183. {
  4184. struct net_local *tp = netdev_priv(dev);
  4185. int err;
  4186. if(tp->media_type == MEDIA_UTP_16)
  4187. tp->media_type = MEDIA_UTP_4;
  4188. else
  4189. tp->media_type = MEDIA_UTP_16;
  4190. smctr_enable_16bit(dev);
  4191. /* Re-Initialize adapter's internal registers */
  4192. smctr_reset_adapter(dev);
  4193. if((err = smctr_init_card_real(dev)))
  4194. return err;
  4195. smctr_enable_bic_int(dev);
  4196. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  4197. return err;
  4198. smctr_disable_16bit(dev);
  4199. return 0;
  4200. }
  4201. static int smctr_set_rx_look_ahead(struct net_device *dev)
  4202. {
  4203. struct net_local *tp = netdev_priv(dev);
  4204. __u16 sword, rword;
  4205. if(smctr_debug > 10)
  4206. printk(KERN_DEBUG "%s: smctr_set_rx_look_ahead_flag\n", dev->name);
  4207. tp->adapter_flags &= ~(FORCED_16BIT_MODE);
  4208. tp->adapter_flags |= RX_VALID_LOOKAHEAD;
  4209. if(tp->adapter_bus == BUS_ISA16_TYPE)
  4210. {
  4211. sword = *((__u16 *)(tp->ram_access));
  4212. *((__u16 *)(tp->ram_access)) = 0x1234;
  4213. smctr_disable_16bit(dev);
  4214. rword = *((__u16 *)(tp->ram_access));
  4215. smctr_enable_16bit(dev);
  4216. if(rword != 0x1234)
  4217. tp->adapter_flags |= FORCED_16BIT_MODE;
  4218. *((__u16 *)(tp->ram_access)) = sword;
  4219. }
  4220. return 0;
  4221. }
  4222. static int smctr_set_trc_reset(int ioaddr)
  4223. {
  4224. __u8 r;
  4225. r = inb(ioaddr + MSR);
  4226. outb(MSR_RST | r, ioaddr + MSR);
  4227. return 0;
  4228. }
  4229. /*
  4230. * This function can be called if the adapter is busy or not.
  4231. */
  4232. static int smctr_setup_single_cmd(struct net_device *dev,
  4233. __u16 command, __u16 subcommand)
  4234. {
  4235. struct net_local *tp = netdev_priv(dev);
  4236. unsigned int err;
  4237. if(smctr_debug > 10)
  4238. printk(KERN_DEBUG "%s: smctr_setup_single_cmd\n", dev->name);
  4239. if((err = smctr_wait_while_cbusy(dev)))
  4240. return err;
  4241. if((err = (unsigned int)smctr_wait_cmd(dev)))
  4242. return err;
  4243. tp->acb_head->cmd_done_status = 0;
  4244. tp->acb_head->cmd = command;
  4245. tp->acb_head->subcmd = subcommand;
  4246. err = smctr_issue_resume_acb_cmd(dev);
  4247. return err;
  4248. }
  4249. /*
  4250. * This function can not be called with the adapter busy.
  4251. */
  4252. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  4253. __u16 command, __u16 subcommand)
  4254. {
  4255. struct net_local *tp = netdev_priv(dev);
  4256. tp->acb_head->cmd_done_status = ACB_COMMAND_NOT_DONE;
  4257. tp->acb_head->cmd = command;
  4258. tp->acb_head->subcmd = subcommand;
  4259. tp->acb_head->data_offset_lo
  4260. = (__u16)TRC_POINTER(tp->misc_command_data);
  4261. return smctr_issue_resume_acb_cmd(dev);
  4262. }
  4263. static char *smctr_malloc(struct net_device *dev, __u16 size)
  4264. {
  4265. struct net_local *tp = netdev_priv(dev);
  4266. char *m;
  4267. m = (char *)(tp->ram_access + tp->sh_mem_used);
  4268. tp->sh_mem_used += (__u32)size;
  4269. return m;
  4270. }
  4271. static int smctr_status_chg(struct net_device *dev)
  4272. {
  4273. struct net_local *tp = netdev_priv(dev);
  4274. if(smctr_debug > 10)
  4275. printk(KERN_DEBUG "%s: smctr_status_chg\n", dev->name);
  4276. switch(tp->status)
  4277. {
  4278. case OPEN:
  4279. break;
  4280. case CLOSED:
  4281. break;
  4282. /* Interrupt driven open() completion. XXX */
  4283. case INITIALIZED:
  4284. tp->group_address_0 = 0;
  4285. tp->group_address[0] = 0;
  4286. tp->group_address[1] = 0;
  4287. tp->functional_address_0 = 0;
  4288. tp->functional_address[0] = 0;
  4289. tp->functional_address[1] = 0;
  4290. smctr_open_tr(dev);
  4291. break;
  4292. default:
  4293. printk(KERN_INFO "%s: status change unknown %x\n",
  4294. dev->name, tp->status);
  4295. break;
  4296. }
  4297. return 0;
  4298. }
  4299. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  4300. __u16 queue)
  4301. {
  4302. struct net_local *tp = netdev_priv(dev);
  4303. int err = 0;
  4304. if(smctr_debug > 10)
  4305. printk(KERN_DEBUG "%s: smctr_trc_send_packet\n", dev->name);
  4306. fcb->info = FCB_CHAIN_END | FCB_ENABLE_TFS;
  4307. if(tp->num_tx_fcbs[queue] != 1)
  4308. fcb->back_ptr->info = FCB_INTERRUPT_ENABLE | FCB_ENABLE_TFS;
  4309. if(tp->tx_queue_status[queue] == NOT_TRANSMITING)
  4310. {
  4311. tp->tx_queue_status[queue] = TRANSMITING;
  4312. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  4313. }
  4314. return err;
  4315. }
  4316. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue)
  4317. {
  4318. struct net_local *tp = netdev_priv(dev);
  4319. __u16 status, err = 0;
  4320. int cstatus;
  4321. if(smctr_debug > 10)
  4322. printk(KERN_DEBUG "%s: smctr_tx_complete\n", dev->name);
  4323. while((status = tp->tx_fcb_end[queue]->frame_status) != SUCCESS)
  4324. {
  4325. if(status & 0x7e00 )
  4326. {
  4327. err = HARDWARE_FAILED;
  4328. break;
  4329. }
  4330. if((err = smctr_update_tx_chain(dev, tp->tx_fcb_end[queue],
  4331. queue)) != SUCCESS)
  4332. break;
  4333. smctr_disable_16bit(dev);
  4334. if(tp->mode_bits & UMAC)
  4335. {
  4336. if(!(status & (FCB_TX_STATUS_AR1 | FCB_TX_STATUS_AR2)))
  4337. cstatus = NO_SUCH_DESTINATION;
  4338. else
  4339. {
  4340. if(!(status & (FCB_TX_STATUS_CR1 | FCB_TX_STATUS_CR2)))
  4341. cstatus = DEST_OUT_OF_RESOURCES;
  4342. else
  4343. {
  4344. if(status & FCB_TX_STATUS_E)
  4345. cstatus = MAX_COLLISIONS;
  4346. else
  4347. cstatus = SUCCESS;
  4348. }
  4349. }
  4350. }
  4351. else
  4352. cstatus = SUCCESS;
  4353. if(queue == BUG_QUEUE)
  4354. err = SUCCESS;
  4355. smctr_enable_16bit(dev);
  4356. if(err != SUCCESS)
  4357. break;
  4358. }
  4359. return err;
  4360. }
  4361. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  4362. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes)
  4363. {
  4364. struct net_local *tp = netdev_priv(dev);
  4365. unsigned int ram_usable;
  4366. __u32 flen, len, offset = 0;
  4367. __u8 *frag, *page;
  4368. if(smctr_debug > 10)
  4369. printk(KERN_DEBUG "%s: smctr_tx_move_frame\n", dev->name);
  4370. ram_usable = ((unsigned int)tp->ram_usable) << 10;
  4371. frag = skb->data;
  4372. flen = skb->len;
  4373. while(flen > 0 && bytes > 0)
  4374. {
  4375. smctr_set_page(dev, pbuff);
  4376. offset = SMC_PAGE_OFFSET(pbuff);
  4377. if(offset + flen > ram_usable)
  4378. len = ram_usable - offset;
  4379. else
  4380. len = flen;
  4381. if(len > bytes)
  4382. len = bytes;
  4383. page = (char *) (offset + tp->ram_access);
  4384. memcpy(page, frag, len);
  4385. flen -=len;
  4386. bytes -= len;
  4387. frag += len;
  4388. pbuff += len;
  4389. }
  4390. return 0;
  4391. }
  4392. /* Update the error statistic counters for this adapter. */
  4393. static int smctr_update_err_stats(struct net_device *dev)
  4394. {
  4395. struct net_local *tp = netdev_priv(dev);
  4396. struct tr_statistics *tstat = &tp->MacStat;
  4397. if(tstat->internal_errors)
  4398. tstat->internal_errors
  4399. += *(tp->misc_command_data + 0) & 0x00ff;
  4400. if(tstat->line_errors)
  4401. tstat->line_errors += *(tp->misc_command_data + 0) >> 8;
  4402. if(tstat->A_C_errors)
  4403. tstat->A_C_errors += *(tp->misc_command_data + 1) & 0x00ff;
  4404. if(tstat->burst_errors)
  4405. tstat->burst_errors += *(tp->misc_command_data + 1) >> 8;
  4406. if(tstat->abort_delimiters)
  4407. tstat->abort_delimiters += *(tp->misc_command_data + 2) >> 8;
  4408. if(tstat->recv_congest_count)
  4409. tstat->recv_congest_count
  4410. += *(tp->misc_command_data + 3) & 0x00ff;
  4411. if(tstat->lost_frames)
  4412. tstat->lost_frames
  4413. += *(tp->misc_command_data + 3) >> 8;
  4414. if(tstat->frequency_errors)
  4415. tstat->frequency_errors += *(tp->misc_command_data + 4) & 0x00ff;
  4416. if(tstat->frame_copied_errors)
  4417. tstat->frame_copied_errors
  4418. += *(tp->misc_command_data + 4) >> 8;
  4419. if(tstat->token_errors)
  4420. tstat->token_errors += *(tp->misc_command_data + 5) >> 8;
  4421. return 0;
  4422. }
  4423. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue)
  4424. {
  4425. struct net_local *tp = netdev_priv(dev);
  4426. FCBlock *fcb;
  4427. BDBlock *bdb;
  4428. __u16 size, len;
  4429. fcb = tp->rx_fcb_curr[queue];
  4430. len = fcb->frame_length;
  4431. fcb->frame_status = 0;
  4432. fcb->info = FCB_CHAIN_END;
  4433. fcb->back_ptr->info = FCB_WARNING;
  4434. tp->rx_fcb_curr[queue] = tp->rx_fcb_curr[queue]->next_ptr;
  4435. /* update RX BDBs */
  4436. size = (len >> RX_BDB_SIZE_SHIFT);
  4437. if(len & RX_DATA_BUFFER_SIZE_MASK)
  4438. size += sizeof(BDBlock);
  4439. size &= (~RX_BDB_SIZE_MASK);
  4440. /* check if wrap around */
  4441. bdb = (BDBlock *)((__u32)(tp->rx_bdb_curr[queue]) + (__u32)(size));
  4442. if((__u32)bdb >= (__u32)tp->rx_bdb_end[queue])
  4443. {
  4444. bdb = (BDBlock *)((__u32)(tp->rx_bdb_head[queue])
  4445. + (__u32)(bdb) - (__u32)(tp->rx_bdb_end[queue]));
  4446. }
  4447. bdb->back_ptr->info = BDB_CHAIN_END;
  4448. tp->rx_bdb_curr[queue]->back_ptr->info = BDB_NOT_CHAIN_END;
  4449. tp->rx_bdb_curr[queue] = bdb;
  4450. return 0;
  4451. }
  4452. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  4453. __u16 queue)
  4454. {
  4455. struct net_local *tp = netdev_priv(dev);
  4456. if(smctr_debug > 20)
  4457. printk(KERN_DEBUG "smctr_update_tx_chain\n");
  4458. if(tp->num_tx_fcbs_used[queue] <= 0)
  4459. return HARDWARE_FAILED;
  4460. else
  4461. {
  4462. if(tp->tx_buff_used[queue] < fcb->memory_alloc)
  4463. {
  4464. tp->tx_buff_used[queue] = 0;
  4465. return HARDWARE_FAILED;
  4466. }
  4467. tp->tx_buff_used[queue] -= fcb->memory_alloc;
  4468. /* if all transmit buffer are cleared
  4469. * need to set the tx_buff_curr[] to tx_buff_head[]
  4470. * otherwise, tx buffer will be segregate and cannot
  4471. * accommodate and buffer greater than (curr - head) and
  4472. * (end - curr) since we do not allow wrap around allocation.
  4473. */
  4474. if(tp->tx_buff_used[queue] == 0)
  4475. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  4476. tp->num_tx_fcbs_used[queue]--;
  4477. fcb->frame_status = 0;
  4478. tp->tx_fcb_end[queue] = fcb->next_ptr;
  4479. netif_wake_queue(dev);
  4480. return 0;
  4481. }
  4482. }
  4483. static int smctr_wait_cmd(struct net_device *dev)
  4484. {
  4485. struct net_local *tp = netdev_priv(dev);
  4486. unsigned int loop_count = 0x20000;
  4487. if(smctr_debug > 10)
  4488. printk(KERN_DEBUG "%s: smctr_wait_cmd\n", dev->name);
  4489. while(loop_count)
  4490. {
  4491. if(tp->acb_head->cmd_done_status & ACB_COMMAND_DONE)
  4492. break;
  4493. udelay(1);
  4494. loop_count--;
  4495. }
  4496. if(loop_count == 0)
  4497. return HARDWARE_FAILED;
  4498. if(tp->acb_head->cmd_done_status & 0xff)
  4499. return HARDWARE_FAILED;
  4500. return 0;
  4501. }
  4502. static int smctr_wait_while_cbusy(struct net_device *dev)
  4503. {
  4504. struct net_local *tp = netdev_priv(dev);
  4505. unsigned int timeout = 0x20000;
  4506. int ioaddr = dev->base_addr;
  4507. __u8 r;
  4508. if(tp->bic_type == BIC_585_CHIP)
  4509. {
  4510. while(timeout)
  4511. {
  4512. r = inb(ioaddr + HWR);
  4513. if((r & HWR_CBUSY) == 0)
  4514. break;
  4515. timeout--;
  4516. }
  4517. }
  4518. else
  4519. {
  4520. while(timeout)
  4521. {
  4522. r = inb(ioaddr + CSR);
  4523. if((r & CSR_CBUSY) == 0)
  4524. break;
  4525. timeout--;
  4526. }
  4527. }
  4528. if(timeout)
  4529. return 0;
  4530. else
  4531. return HARDWARE_FAILED;
  4532. }
  4533. #ifdef MODULE
  4534. static struct net_device* dev_smctr[SMCTR_MAX_ADAPTERS];
  4535. static int io[SMCTR_MAX_ADAPTERS];
  4536. static int irq[SMCTR_MAX_ADAPTERS];
  4537. MODULE_LICENSE("GPL");
  4538. MODULE_FIRMWARE("tr_smctr.bin");
  4539. module_param_array(io, int, NULL, 0);
  4540. module_param_array(irq, int, NULL, 0);
  4541. module_param(ringspeed, int, 0);
  4542. static struct net_device * __init setup_card(int n)
  4543. {
  4544. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  4545. int err;
  4546. if (!dev)
  4547. return ERR_PTR(-ENOMEM);
  4548. dev->irq = irq[n];
  4549. err = smctr_probe1(dev, io[n]);
  4550. if (err)
  4551. goto out;
  4552. err = register_netdev(dev);
  4553. if (err)
  4554. goto out1;
  4555. return dev;
  4556. out1:
  4557. #ifdef CONFIG_MCA_LEGACY
  4558. { struct net_local *tp = netdev_priv(dev);
  4559. if (tp->slot_num)
  4560. mca_mark_as_unused(tp->slot_num);
  4561. }
  4562. #endif
  4563. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4564. free_irq(dev->irq, dev);
  4565. out:
  4566. free_netdev(dev);
  4567. return ERR_PTR(err);
  4568. }
  4569. int __init init_module(void)
  4570. {
  4571. int i, found = 0;
  4572. struct net_device *dev;
  4573. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4574. dev = io[0]? setup_card(i) : smctr_probe(-1);
  4575. if (!IS_ERR(dev)) {
  4576. ++found;
  4577. dev_smctr[i] = dev;
  4578. }
  4579. }
  4580. return found ? 0 : -ENODEV;
  4581. }
  4582. void __exit cleanup_module(void)
  4583. {
  4584. int i;
  4585. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4586. struct net_device *dev = dev_smctr[i];
  4587. if (dev) {
  4588. unregister_netdev(dev);
  4589. #ifdef CONFIG_MCA_LEGACY
  4590. { struct net_local *tp = netdev_priv(dev);
  4591. if (tp->slot_num)
  4592. mca_mark_as_unused(tp->slot_num);
  4593. }
  4594. #endif
  4595. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4596. if (dev->irq)
  4597. free_irq(dev->irq, dev);
  4598. free_netdev(dev);
  4599. }
  4600. }
  4601. }
  4602. #endif /* MODULE */