ni65.c 30 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255
  1. /*
  2. * ni6510 (am7990 'lance' chip) driver for Linux-net-3
  3. * BETAcode v0.71 (96/09/29) for 2.0.0 (or later)
  4. * copyrights (c) 1994,1995,1996 by M.Hipp
  5. *
  6. * This driver can handle the old ni6510 board and the newer ni6510
  7. * EtherBlaster. (probably it also works with every full NE2100
  8. * compatible card)
  9. *
  10. * driver probes: io: 0x360,0x300,0x320,0x340 / dma: 3,5,6,7
  11. *
  12. * This is an extension to the Linux operating system, and is covered by the
  13. * same GNU General Public License that covers the Linux-kernel.
  14. *
  15. * comments/bugs/suggestions can be sent to:
  16. * Michael Hipp
  17. * email: hippm@informatik.uni-tuebingen.de
  18. *
  19. * sources:
  20. * some things are from the 'ni6510-packet-driver for dos by Russ Nelson'
  21. * and from the original drivers by D.Becker
  22. *
  23. * known problems:
  24. * - on some PCI boards (including my own) the card/board/ISA-bridge has
  25. * problems with bus master DMA. This results in lotsa overruns.
  26. * It may help to '#define RCV_PARANOIA_CHECK' or try to #undef
  27. * the XMT and RCV_VIA_SKB option .. this reduces driver performance.
  28. * Or just play with your BIOS options to optimize ISA-DMA access.
  29. * Maybe you also wanna play with the LOW_PERFORAMCE and MID_PERFORMANCE
  30. * defines -> please report me your experience then
  31. * - Harald reported for ASUS SP3G mainboards, that you should use
  32. * the 'optimal settings' from the user's manual on page 3-12!
  33. *
  34. * credits:
  35. * thanx to Jason Sullivan for sending me a ni6510 card!
  36. * lot of debug runs with ASUS SP3G Boards (Intel Saturn) by Harald Koenig
  37. *
  38. * simple performance test: (486DX-33/Ni6510-EB receives from 486DX4-100/Ni6510-EB)
  39. * average: FTP -> 8384421 bytes received in 8.5 seconds
  40. * (no RCV_VIA_SKB,no XMT_VIA_SKB,PARANOIA_CHECK,4 XMIT BUFS, 8 RCV_BUFFS)
  41. * peak: FTP -> 8384421 bytes received in 7.5 seconds
  42. * (RCV_VIA_SKB,XMT_VIA_SKB,no PARANOIA_CHECK,1(!) XMIT BUF, 16 RCV BUFFS)
  43. */
  44. /*
  45. * 99.Jun.8: added support for /proc/net/dev byte count for xosview (HK)
  46. * 96.Sept.29: virt_to_bus stuff added for new memory modell
  47. * 96.April.29: Added Harald Koenig's Patches (MH)
  48. * 96.April.13: enhanced error handling .. more tests (MH)
  49. * 96.April.5/6: a lot of performance tests. Got it stable now (hopefully) (MH)
  50. * 96.April.1: (no joke ;) .. added EtherBlaster and Module support (MH)
  51. * 96.Feb.19: fixed a few bugs .. cleanups .. tested for 1.3.66 (MH)
  52. * hopefully no more 16MB limit
  53. *
  54. * 95.Nov.18: multicast tweaked (AC).
  55. *
  56. * 94.Aug.22: changes in xmit_intr (ack more than one xmitted-packet), ni65_send_packet (p->lock) (MH)
  57. *
  58. * 94.July.16: fixed bugs in recv_skb and skb-alloc stuff (MH)
  59. */
  60. #include <linux/kernel.h>
  61. #include <linux/string.h>
  62. #include <linux/errno.h>
  63. #include <linux/ioport.h>
  64. #include <linux/slab.h>
  65. #include <linux/interrupt.h>
  66. #include <linux/delay.h>
  67. #include <linux/init.h>
  68. #include <linux/netdevice.h>
  69. #include <linux/etherdevice.h>
  70. #include <linux/skbuff.h>
  71. #include <linux/module.h>
  72. #include <linux/bitops.h>
  73. #include <asm/io.h>
  74. #include <asm/dma.h>
  75. #include "ni65.h"
  76. /*
  77. * the current setting allows an acceptable performance
  78. * for 'RCV_PARANOIA_CHECK' read the 'known problems' part in
  79. * the header of this file
  80. * 'invert' the defines for max. performance. This may cause DMA problems
  81. * on some boards (e.g on my ASUS SP3G)
  82. */
  83. #undef XMT_VIA_SKB
  84. #undef RCV_VIA_SKB
  85. #define RCV_PARANOIA_CHECK
  86. #define MID_PERFORMANCE
  87. #if defined( LOW_PERFORMANCE )
  88. static int isa0=7,isa1=7,csr80=0x0c10;
  89. #elif defined( MID_PERFORMANCE )
  90. static int isa0=5,isa1=5,csr80=0x2810;
  91. #else /* high performance */
  92. static int isa0=4,isa1=4,csr80=0x0017;
  93. #endif
  94. /*
  95. * a few card/vendor specific defines
  96. */
  97. #define NI65_ID0 0x00
  98. #define NI65_ID1 0x55
  99. #define NI65_EB_ID0 0x52
  100. #define NI65_EB_ID1 0x44
  101. #define NE2100_ID0 0x57
  102. #define NE2100_ID1 0x57
  103. #define PORT p->cmdr_addr
  104. /*
  105. * buffer configuration
  106. */
  107. #if 1
  108. #define RMDNUM 16
  109. #define RMDNUMMASK 0x80000000
  110. #else
  111. #define RMDNUM 8
  112. #define RMDNUMMASK 0x60000000 /* log2(RMDNUM)<<29 */
  113. #endif
  114. #if 0
  115. #define TMDNUM 1
  116. #define TMDNUMMASK 0x00000000
  117. #else
  118. #define TMDNUM 4
  119. #define TMDNUMMASK 0x40000000 /* log2(TMDNUM)<<29 */
  120. #endif
  121. /* slightly oversized */
  122. #define R_BUF_SIZE 1544
  123. #define T_BUF_SIZE 1544
  124. /*
  125. * lance register defines
  126. */
  127. #define L_DATAREG 0x00
  128. #define L_ADDRREG 0x02
  129. #define L_RESET 0x04
  130. #define L_CONFIG 0x05
  131. #define L_BUSIF 0x06
  132. /*
  133. * to access the lance/am7990-regs, you have to write
  134. * reg-number into L_ADDRREG, then you can access it using L_DATAREG
  135. */
  136. #define CSR0 0x00
  137. #define CSR1 0x01
  138. #define CSR2 0x02
  139. #define CSR3 0x03
  140. #define INIT_RING_BEFORE_START 0x1
  141. #define FULL_RESET_ON_ERROR 0x2
  142. #if 0
  143. #define writereg(val,reg) {outw(reg,PORT+L_ADDRREG);inw(PORT+L_ADDRREG); \
  144. outw(val,PORT+L_DATAREG);inw(PORT+L_DATAREG);}
  145. #define readreg(reg) (outw(reg,PORT+L_ADDRREG),inw(PORT+L_ADDRREG),\
  146. inw(PORT+L_DATAREG))
  147. #if 0
  148. #define writedatareg(val) {outw(val,PORT+L_DATAREG);inw(PORT+L_DATAREG);}
  149. #else
  150. #define writedatareg(val) { writereg(val,CSR0); }
  151. #endif
  152. #else
  153. #define writereg(val,reg) {outw(reg,PORT+L_ADDRREG);outw(val,PORT+L_DATAREG);}
  154. #define readreg(reg) (outw(reg,PORT+L_ADDRREG),inw(PORT+L_DATAREG))
  155. #define writedatareg(val) { writereg(val,CSR0); }
  156. #endif
  157. static unsigned char ni_vendor[] = { 0x02,0x07,0x01 };
  158. static struct card {
  159. unsigned char id0,id1;
  160. short id_offset;
  161. short total_size;
  162. short cmd_offset;
  163. short addr_offset;
  164. unsigned char *vendor_id;
  165. char *cardname;
  166. unsigned long config;
  167. } cards[] = {
  168. {
  169. .id0 = NI65_ID0,
  170. .id1 = NI65_ID1,
  171. .id_offset = 0x0e,
  172. .total_size = 0x10,
  173. .cmd_offset = 0x0,
  174. .addr_offset = 0x8,
  175. .vendor_id = ni_vendor,
  176. .cardname = "ni6510",
  177. .config = 0x1,
  178. },
  179. {
  180. .id0 = NI65_EB_ID0,
  181. .id1 = NI65_EB_ID1,
  182. .id_offset = 0x0e,
  183. .total_size = 0x18,
  184. .cmd_offset = 0x10,
  185. .addr_offset = 0x0,
  186. .vendor_id = ni_vendor,
  187. .cardname = "ni6510 EtherBlaster",
  188. .config = 0x2,
  189. },
  190. {
  191. .id0 = NE2100_ID0,
  192. .id1 = NE2100_ID1,
  193. .id_offset = 0x0e,
  194. .total_size = 0x18,
  195. .cmd_offset = 0x10,
  196. .addr_offset = 0x0,
  197. .vendor_id = NULL,
  198. .cardname = "generic NE2100",
  199. .config = 0x0,
  200. },
  201. };
  202. #define NUM_CARDS 3
  203. struct priv
  204. {
  205. struct rmd rmdhead[RMDNUM];
  206. struct tmd tmdhead[TMDNUM];
  207. struct init_block ib;
  208. int rmdnum;
  209. int tmdnum,tmdlast;
  210. #ifdef RCV_VIA_SKB
  211. struct sk_buff *recv_skb[RMDNUM];
  212. #else
  213. void *recvbounce[RMDNUM];
  214. #endif
  215. #ifdef XMT_VIA_SKB
  216. struct sk_buff *tmd_skb[TMDNUM];
  217. #endif
  218. void *tmdbounce[TMDNUM];
  219. int tmdbouncenum;
  220. int lock,xmit_queued;
  221. void *self;
  222. int cmdr_addr;
  223. int cardno;
  224. int features;
  225. spinlock_t ring_lock;
  226. };
  227. static int ni65_probe1(struct net_device *dev,int);
  228. static irqreturn_t ni65_interrupt(int irq, void * dev_id);
  229. static void ni65_recv_intr(struct net_device *dev,int);
  230. static void ni65_xmit_intr(struct net_device *dev,int);
  231. static int ni65_open(struct net_device *dev);
  232. static int ni65_lance_reinit(struct net_device *dev);
  233. static void ni65_init_lance(struct priv *p,unsigned char*,int,int);
  234. static netdev_tx_t ni65_send_packet(struct sk_buff *skb,
  235. struct net_device *dev);
  236. static void ni65_timeout(struct net_device *dev);
  237. static int ni65_close(struct net_device *dev);
  238. static int ni65_alloc_buffer(struct net_device *dev);
  239. static void ni65_free_buffer(struct priv *p);
  240. static void set_multicast_list(struct net_device *dev);
  241. static int irqtab[] __initdata = { 9,12,15,5 }; /* irq config-translate */
  242. static int dmatab[] __initdata = { 0,3,5,6,7 }; /* dma config-translate and autodetect */
  243. static int debuglevel = 1;
  244. /*
  245. * set 'performance' registers .. we must STOP lance for that
  246. */
  247. static void ni65_set_performance(struct priv *p)
  248. {
  249. writereg(CSR0_STOP | CSR0_CLRALL,CSR0); /* STOP */
  250. if( !(cards[p->cardno].config & 0x02) )
  251. return;
  252. outw(80,PORT+L_ADDRREG);
  253. if(inw(PORT+L_ADDRREG) != 80)
  254. return;
  255. writereg( (csr80 & 0x3fff) ,80); /* FIFO watermarks */
  256. outw(0,PORT+L_ADDRREG);
  257. outw((short)isa0,PORT+L_BUSIF); /* write ISA 0: DMA_R : isa0 * 50ns */
  258. outw(1,PORT+L_ADDRREG);
  259. outw((short)isa1,PORT+L_BUSIF); /* write ISA 1: DMA_W : isa1 * 50ns */
  260. outw(CSR0,PORT+L_ADDRREG); /* switch back to CSR0 */
  261. }
  262. /*
  263. * open interface (up)
  264. */
  265. static int ni65_open(struct net_device *dev)
  266. {
  267. struct priv *p = dev->ml_priv;
  268. int irqval = request_irq(dev->irq, ni65_interrupt,0,
  269. cards[p->cardno].cardname,dev);
  270. if (irqval) {
  271. printk(KERN_ERR "%s: unable to get IRQ %d (irqval=%d).\n",
  272. dev->name,dev->irq, irqval);
  273. return -EAGAIN;
  274. }
  275. if(ni65_lance_reinit(dev))
  276. {
  277. netif_start_queue(dev);
  278. return 0;
  279. }
  280. else
  281. {
  282. free_irq(dev->irq,dev);
  283. return -EAGAIN;
  284. }
  285. }
  286. /*
  287. * close interface (down)
  288. */
  289. static int ni65_close(struct net_device *dev)
  290. {
  291. struct priv *p = dev->ml_priv;
  292. netif_stop_queue(dev);
  293. outw(inw(PORT+L_RESET),PORT+L_RESET); /* that's the hard way */
  294. #ifdef XMT_VIA_SKB
  295. {
  296. int i;
  297. for(i=0;i<TMDNUM;i++)
  298. {
  299. if(p->tmd_skb[i]) {
  300. dev_kfree_skb(p->tmd_skb[i]);
  301. p->tmd_skb[i] = NULL;
  302. }
  303. }
  304. }
  305. #endif
  306. free_irq(dev->irq,dev);
  307. return 0;
  308. }
  309. static void cleanup_card(struct net_device *dev)
  310. {
  311. struct priv *p = dev->ml_priv;
  312. disable_dma(dev->dma);
  313. free_dma(dev->dma);
  314. release_region(dev->base_addr, cards[p->cardno].total_size);
  315. ni65_free_buffer(p);
  316. }
  317. /* set: io,irq,dma or set it when calling insmod */
  318. static int irq;
  319. static int io;
  320. static int dma;
  321. /*
  322. * Probe The Card (not the lance-chip)
  323. */
  324. struct net_device * __init ni65_probe(int unit)
  325. {
  326. struct net_device *dev = alloc_etherdev(0);
  327. static const int ports[] = { 0x360, 0x300, 0x320, 0x340, 0 };
  328. const int *port;
  329. int err = 0;
  330. if (!dev)
  331. return ERR_PTR(-ENOMEM);
  332. if (unit >= 0) {
  333. sprintf(dev->name, "eth%d", unit);
  334. netdev_boot_setup_check(dev);
  335. irq = dev->irq;
  336. dma = dev->dma;
  337. } else {
  338. dev->base_addr = io;
  339. }
  340. if (dev->base_addr > 0x1ff) { /* Check a single specified location. */
  341. err = ni65_probe1(dev, dev->base_addr);
  342. } else if (dev->base_addr > 0) { /* Don't probe at all. */
  343. err = -ENXIO;
  344. } else {
  345. for (port = ports; *port && ni65_probe1(dev, *port); port++)
  346. ;
  347. if (!*port)
  348. err = -ENODEV;
  349. }
  350. if (err)
  351. goto out;
  352. err = register_netdev(dev);
  353. if (err)
  354. goto out1;
  355. return dev;
  356. out1:
  357. cleanup_card(dev);
  358. out:
  359. free_netdev(dev);
  360. return ERR_PTR(err);
  361. }
  362. static const struct net_device_ops ni65_netdev_ops = {
  363. .ndo_open = ni65_open,
  364. .ndo_stop = ni65_close,
  365. .ndo_start_xmit = ni65_send_packet,
  366. .ndo_tx_timeout = ni65_timeout,
  367. .ndo_set_multicast_list = set_multicast_list,
  368. .ndo_change_mtu = eth_change_mtu,
  369. .ndo_set_mac_address = eth_mac_addr,
  370. .ndo_validate_addr = eth_validate_addr,
  371. };
  372. /*
  373. * this is the real card probe ..
  374. */
  375. static int __init ni65_probe1(struct net_device *dev,int ioaddr)
  376. {
  377. int i,j;
  378. struct priv *p;
  379. unsigned long flags;
  380. dev->irq = irq;
  381. dev->dma = dma;
  382. for(i=0;i<NUM_CARDS;i++) {
  383. if(!request_region(ioaddr, cards[i].total_size, cards[i].cardname))
  384. continue;
  385. if(cards[i].id_offset >= 0) {
  386. if(inb(ioaddr+cards[i].id_offset+0) != cards[i].id0 ||
  387. inb(ioaddr+cards[i].id_offset+1) != cards[i].id1) {
  388. release_region(ioaddr, cards[i].total_size);
  389. continue;
  390. }
  391. }
  392. if(cards[i].vendor_id) {
  393. for(j=0;j<3;j++)
  394. if(inb(ioaddr+cards[i].addr_offset+j) != cards[i].vendor_id[j]) {
  395. release_region(ioaddr, cards[i].total_size);
  396. continue;
  397. }
  398. }
  399. break;
  400. }
  401. if(i == NUM_CARDS)
  402. return -ENODEV;
  403. for(j=0;j<6;j++)
  404. dev->dev_addr[j] = inb(ioaddr+cards[i].addr_offset+j);
  405. if( (j=ni65_alloc_buffer(dev)) < 0) {
  406. release_region(ioaddr, cards[i].total_size);
  407. return j;
  408. }
  409. p = dev->ml_priv;
  410. p->cmdr_addr = ioaddr + cards[i].cmd_offset;
  411. p->cardno = i;
  412. spin_lock_init(&p->ring_lock);
  413. printk(KERN_INFO "%s: %s found at %#3x, ", dev->name, cards[p->cardno].cardname , ioaddr);
  414. outw(inw(PORT+L_RESET),PORT+L_RESET); /* first: reset the card */
  415. if( (j=readreg(CSR0)) != 0x4) {
  416. printk("failed.\n");
  417. printk(KERN_ERR "%s: Can't RESET card: %04x\n", dev->name, j);
  418. ni65_free_buffer(p);
  419. release_region(ioaddr, cards[p->cardno].total_size);
  420. return -EAGAIN;
  421. }
  422. outw(88,PORT+L_ADDRREG);
  423. if(inw(PORT+L_ADDRREG) == 88) {
  424. unsigned long v;
  425. v = inw(PORT+L_DATAREG);
  426. v <<= 16;
  427. outw(89,PORT+L_ADDRREG);
  428. v |= inw(PORT+L_DATAREG);
  429. printk("Version %#08lx, ",v);
  430. p->features = INIT_RING_BEFORE_START;
  431. }
  432. else {
  433. printk("ancient LANCE, ");
  434. p->features = 0x0;
  435. }
  436. if(test_bit(0,&cards[i].config)) {
  437. dev->irq = irqtab[(inw(ioaddr+L_CONFIG)>>2)&3];
  438. dev->dma = dmatab[inw(ioaddr+L_CONFIG)&3];
  439. printk("IRQ %d (from card), DMA %d (from card).\n",dev->irq,dev->dma);
  440. }
  441. else {
  442. if(dev->dma == 0) {
  443. /* 'stuck test' from lance.c */
  444. unsigned long dma_channels =
  445. ((inb(DMA1_STAT_REG) >> 4) & 0x0f)
  446. | (inb(DMA2_STAT_REG) & 0xf0);
  447. for(i=1;i<5;i++) {
  448. int dma = dmatab[i];
  449. if(test_bit(dma,&dma_channels) || request_dma(dma,"ni6510"))
  450. continue;
  451. flags=claim_dma_lock();
  452. disable_dma(dma);
  453. set_dma_mode(dma,DMA_MODE_CASCADE);
  454. enable_dma(dma);
  455. release_dma_lock(flags);
  456. ni65_init_lance(p,dev->dev_addr,0,0); /* trigger memory access */
  457. flags=claim_dma_lock();
  458. disable_dma(dma);
  459. free_dma(dma);
  460. release_dma_lock(flags);
  461. if(readreg(CSR0) & CSR0_IDON)
  462. break;
  463. }
  464. if(i == 5) {
  465. printk("failed.\n");
  466. printk(KERN_ERR "%s: Can't detect DMA channel!\n", dev->name);
  467. ni65_free_buffer(p);
  468. release_region(ioaddr, cards[p->cardno].total_size);
  469. return -EAGAIN;
  470. }
  471. dev->dma = dmatab[i];
  472. printk("DMA %d (autodetected), ",dev->dma);
  473. }
  474. else
  475. printk("DMA %d (assigned), ",dev->dma);
  476. if(dev->irq < 2)
  477. {
  478. unsigned long irq_mask;
  479. ni65_init_lance(p,dev->dev_addr,0,0);
  480. irq_mask = probe_irq_on();
  481. writereg(CSR0_INIT|CSR0_INEA,CSR0); /* trigger interrupt */
  482. msleep(20);
  483. dev->irq = probe_irq_off(irq_mask);
  484. if(!dev->irq)
  485. {
  486. printk("Failed to detect IRQ line!\n");
  487. ni65_free_buffer(p);
  488. release_region(ioaddr, cards[p->cardno].total_size);
  489. return -EAGAIN;
  490. }
  491. printk("IRQ %d (autodetected).\n",dev->irq);
  492. }
  493. else
  494. printk("IRQ %d (assigned).\n",dev->irq);
  495. }
  496. if(request_dma(dev->dma, cards[p->cardno].cardname ) != 0)
  497. {
  498. printk(KERN_ERR "%s: Can't request dma-channel %d\n",dev->name,(int) dev->dma);
  499. ni65_free_buffer(p);
  500. release_region(ioaddr, cards[p->cardno].total_size);
  501. return -EAGAIN;
  502. }
  503. dev->base_addr = ioaddr;
  504. dev->netdev_ops = &ni65_netdev_ops;
  505. dev->watchdog_timeo = HZ/2;
  506. return 0; /* everything is OK */
  507. }
  508. /*
  509. * set lance register and trigger init
  510. */
  511. static void ni65_init_lance(struct priv *p,unsigned char *daddr,int filter,int mode)
  512. {
  513. int i;
  514. u32 pib;
  515. writereg(CSR0_CLRALL|CSR0_STOP,CSR0);
  516. for(i=0;i<6;i++)
  517. p->ib.eaddr[i] = daddr[i];
  518. for(i=0;i<8;i++)
  519. p->ib.filter[i] = filter;
  520. p->ib.mode = mode;
  521. p->ib.trp = (u32) isa_virt_to_bus(p->tmdhead) | TMDNUMMASK;
  522. p->ib.rrp = (u32) isa_virt_to_bus(p->rmdhead) | RMDNUMMASK;
  523. writereg(0,CSR3); /* busmaster/no word-swap */
  524. pib = (u32) isa_virt_to_bus(&p->ib);
  525. writereg(pib & 0xffff,CSR1);
  526. writereg(pib >> 16,CSR2);
  527. writereg(CSR0_INIT,CSR0); /* this changes L_ADDRREG to CSR0 */
  528. for(i=0;i<32;i++)
  529. {
  530. mdelay(4);
  531. if(inw(PORT+L_DATAREG) & (CSR0_IDON | CSR0_MERR) )
  532. break; /* init ok ? */
  533. }
  534. }
  535. /*
  536. * allocate memory area and check the 16MB border
  537. */
  538. static void *ni65_alloc_mem(struct net_device *dev,char *what,int size,int type)
  539. {
  540. struct sk_buff *skb=NULL;
  541. unsigned char *ptr;
  542. void *ret;
  543. if(type) {
  544. ret = skb = alloc_skb(2+16+size,GFP_KERNEL|GFP_DMA);
  545. if(!skb) {
  546. printk(KERN_WARNING "%s: unable to allocate %s memory.\n",dev->name,what);
  547. return NULL;
  548. }
  549. skb_reserve(skb,2+16);
  550. skb_put(skb,R_BUF_SIZE); /* grab the whole space .. (not necessary) */
  551. ptr = skb->data;
  552. }
  553. else {
  554. ret = ptr = kmalloc(T_BUF_SIZE,GFP_KERNEL | GFP_DMA);
  555. if(!ret) {
  556. printk(KERN_WARNING "%s: unable to allocate %s memory.\n",dev->name,what);
  557. return NULL;
  558. }
  559. }
  560. if( (u32) virt_to_phys(ptr+size) > 0x1000000) {
  561. printk(KERN_WARNING "%s: unable to allocate %s memory in lower 16MB!\n",dev->name,what);
  562. if(type)
  563. kfree_skb(skb);
  564. else
  565. kfree(ptr);
  566. return NULL;
  567. }
  568. return ret;
  569. }
  570. /*
  571. * allocate all memory structures .. send/recv buffers etc ...
  572. */
  573. static int ni65_alloc_buffer(struct net_device *dev)
  574. {
  575. unsigned char *ptr;
  576. struct priv *p;
  577. int i;
  578. /*
  579. * we need 8-aligned memory ..
  580. */
  581. ptr = ni65_alloc_mem(dev,"BUFFER",sizeof(struct priv)+8,0);
  582. if(!ptr)
  583. return -ENOMEM;
  584. p = dev->ml_priv = (struct priv *) (((unsigned long) ptr + 7) & ~0x7);
  585. memset((char *)p, 0, sizeof(struct priv));
  586. p->self = ptr;
  587. for(i=0;i<TMDNUM;i++)
  588. {
  589. #ifdef XMT_VIA_SKB
  590. p->tmd_skb[i] = NULL;
  591. #endif
  592. p->tmdbounce[i] = ni65_alloc_mem(dev,"XMIT",T_BUF_SIZE,0);
  593. if(!p->tmdbounce[i]) {
  594. ni65_free_buffer(p);
  595. return -ENOMEM;
  596. }
  597. }
  598. for(i=0;i<RMDNUM;i++)
  599. {
  600. #ifdef RCV_VIA_SKB
  601. p->recv_skb[i] = ni65_alloc_mem(dev,"RECV",R_BUF_SIZE,1);
  602. if(!p->recv_skb[i]) {
  603. ni65_free_buffer(p);
  604. return -ENOMEM;
  605. }
  606. #else
  607. p->recvbounce[i] = ni65_alloc_mem(dev,"RECV",R_BUF_SIZE,0);
  608. if(!p->recvbounce[i]) {
  609. ni65_free_buffer(p);
  610. return -ENOMEM;
  611. }
  612. #endif
  613. }
  614. return 0; /* everything is OK */
  615. }
  616. /*
  617. * free buffers and private struct
  618. */
  619. static void ni65_free_buffer(struct priv *p)
  620. {
  621. int i;
  622. if(!p)
  623. return;
  624. for(i=0;i<TMDNUM;i++) {
  625. kfree(p->tmdbounce[i]);
  626. #ifdef XMT_VIA_SKB
  627. if(p->tmd_skb[i])
  628. dev_kfree_skb(p->tmd_skb[i]);
  629. #endif
  630. }
  631. for(i=0;i<RMDNUM;i++)
  632. {
  633. #ifdef RCV_VIA_SKB
  634. if(p->recv_skb[i])
  635. dev_kfree_skb(p->recv_skb[i]);
  636. #else
  637. kfree(p->recvbounce[i]);
  638. #endif
  639. }
  640. kfree(p->self);
  641. }
  642. /*
  643. * stop and (re)start lance .. e.g after an error
  644. */
  645. static void ni65_stop_start(struct net_device *dev,struct priv *p)
  646. {
  647. int csr0 = CSR0_INEA;
  648. writedatareg(CSR0_STOP);
  649. if(debuglevel > 1)
  650. printk(KERN_DEBUG "ni65_stop_start\n");
  651. if(p->features & INIT_RING_BEFORE_START) {
  652. int i;
  653. #ifdef XMT_VIA_SKB
  654. struct sk_buff *skb_save[TMDNUM];
  655. #endif
  656. unsigned long buffer[TMDNUM];
  657. short blen[TMDNUM];
  658. if(p->xmit_queued) {
  659. while(1) {
  660. if((p->tmdhead[p->tmdlast].u.s.status & XMIT_OWN))
  661. break;
  662. p->tmdlast = (p->tmdlast + 1) & (TMDNUM-1);
  663. if(p->tmdlast == p->tmdnum)
  664. break;
  665. }
  666. }
  667. for(i=0;i<TMDNUM;i++) {
  668. struct tmd *tmdp = p->tmdhead + i;
  669. #ifdef XMT_VIA_SKB
  670. skb_save[i] = p->tmd_skb[i];
  671. #endif
  672. buffer[i] = (u32) isa_bus_to_virt(tmdp->u.buffer);
  673. blen[i] = tmdp->blen;
  674. tmdp->u.s.status = 0x0;
  675. }
  676. for(i=0;i<RMDNUM;i++) {
  677. struct rmd *rmdp = p->rmdhead + i;
  678. rmdp->u.s.status = RCV_OWN;
  679. }
  680. p->tmdnum = p->xmit_queued = 0;
  681. writedatareg(CSR0_STRT | csr0);
  682. for(i=0;i<TMDNUM;i++) {
  683. int num = (i + p->tmdlast) & (TMDNUM-1);
  684. p->tmdhead[i].u.buffer = (u32) isa_virt_to_bus((char *)buffer[num]); /* status is part of buffer field */
  685. p->tmdhead[i].blen = blen[num];
  686. if(p->tmdhead[i].u.s.status & XMIT_OWN) {
  687. p->tmdnum = (p->tmdnum + 1) & (TMDNUM-1);
  688. p->xmit_queued = 1;
  689. writedatareg(CSR0_TDMD | CSR0_INEA | csr0);
  690. }
  691. #ifdef XMT_VIA_SKB
  692. p->tmd_skb[i] = skb_save[num];
  693. #endif
  694. }
  695. p->rmdnum = p->tmdlast = 0;
  696. if(!p->lock)
  697. if (p->tmdnum || !p->xmit_queued)
  698. netif_wake_queue(dev);
  699. dev->trans_start = jiffies; /* prevent tx timeout */
  700. }
  701. else
  702. writedatareg(CSR0_STRT | csr0);
  703. }
  704. /*
  705. * init lance (write init-values .. init-buffers) (open-helper)
  706. */
  707. static int ni65_lance_reinit(struct net_device *dev)
  708. {
  709. int i;
  710. struct priv *p = dev->ml_priv;
  711. unsigned long flags;
  712. p->lock = 0;
  713. p->xmit_queued = 0;
  714. flags=claim_dma_lock();
  715. disable_dma(dev->dma); /* I've never worked with dma, but we do it like the packetdriver */
  716. set_dma_mode(dev->dma,DMA_MODE_CASCADE);
  717. enable_dma(dev->dma);
  718. release_dma_lock(flags);
  719. outw(inw(PORT+L_RESET),PORT+L_RESET); /* first: reset the card */
  720. if( (i=readreg(CSR0) ) != 0x4)
  721. {
  722. printk(KERN_ERR "%s: can't RESET %s card: %04x\n",dev->name,
  723. cards[p->cardno].cardname,(int) i);
  724. flags=claim_dma_lock();
  725. disable_dma(dev->dma);
  726. release_dma_lock(flags);
  727. return 0;
  728. }
  729. p->rmdnum = p->tmdnum = p->tmdlast = p->tmdbouncenum = 0;
  730. for(i=0;i<TMDNUM;i++)
  731. {
  732. struct tmd *tmdp = p->tmdhead + i;
  733. #ifdef XMT_VIA_SKB
  734. if(p->tmd_skb[i]) {
  735. dev_kfree_skb(p->tmd_skb[i]);
  736. p->tmd_skb[i] = NULL;
  737. }
  738. #endif
  739. tmdp->u.buffer = 0x0;
  740. tmdp->u.s.status = XMIT_START | XMIT_END;
  741. tmdp->blen = tmdp->status2 = 0;
  742. }
  743. for(i=0;i<RMDNUM;i++)
  744. {
  745. struct rmd *rmdp = p->rmdhead + i;
  746. #ifdef RCV_VIA_SKB
  747. rmdp->u.buffer = (u32) isa_virt_to_bus(p->recv_skb[i]->data);
  748. #else
  749. rmdp->u.buffer = (u32) isa_virt_to_bus(p->recvbounce[i]);
  750. #endif
  751. rmdp->blen = -(R_BUF_SIZE-8);
  752. rmdp->mlen = 0;
  753. rmdp->u.s.status = RCV_OWN;
  754. }
  755. if(dev->flags & IFF_PROMISC)
  756. ni65_init_lance(p,dev->dev_addr,0x00,M_PROM);
  757. else if (netdev_mc_count(dev) || dev->flags & IFF_ALLMULTI)
  758. ni65_init_lance(p,dev->dev_addr,0xff,0x0);
  759. else
  760. ni65_init_lance(p,dev->dev_addr,0x00,0x00);
  761. /*
  762. * ni65_set_lance_mem() sets L_ADDRREG to CSR0
  763. * NOW, WE WILL NEVER CHANGE THE L_ADDRREG, CSR0 IS ALWAYS SELECTED
  764. */
  765. if(inw(PORT+L_DATAREG) & CSR0_IDON) {
  766. ni65_set_performance(p);
  767. /* init OK: start lance , enable interrupts */
  768. writedatareg(CSR0_CLRALL | CSR0_INEA | CSR0_STRT);
  769. return 1; /* ->OK */
  770. }
  771. printk(KERN_ERR "%s: can't init lance, status: %04x\n",dev->name,(int) inw(PORT+L_DATAREG));
  772. flags=claim_dma_lock();
  773. disable_dma(dev->dma);
  774. release_dma_lock(flags);
  775. return 0; /* ->Error */
  776. }
  777. /*
  778. * interrupt handler
  779. */
  780. static irqreturn_t ni65_interrupt(int irq, void * dev_id)
  781. {
  782. int csr0 = 0;
  783. struct net_device *dev = dev_id;
  784. struct priv *p;
  785. int bcnt = 32;
  786. p = dev->ml_priv;
  787. spin_lock(&p->ring_lock);
  788. while(--bcnt) {
  789. csr0 = inw(PORT+L_DATAREG);
  790. #if 0
  791. writedatareg( (csr0 & CSR0_CLRALL) ); /* ack interrupts, disable int. */
  792. #else
  793. writedatareg( (csr0 & CSR0_CLRALL) | CSR0_INEA ); /* ack interrupts, interrupts enabled */
  794. #endif
  795. if(!(csr0 & (CSR0_ERR | CSR0_RINT | CSR0_TINT)))
  796. break;
  797. if(csr0 & CSR0_RINT) /* RECV-int? */
  798. ni65_recv_intr(dev,csr0);
  799. if(csr0 & CSR0_TINT) /* XMIT-int? */
  800. ni65_xmit_intr(dev,csr0);
  801. if(csr0 & CSR0_ERR)
  802. {
  803. if(debuglevel > 1)
  804. printk(KERN_ERR "%s: general error: %04x.\n",dev->name,csr0);
  805. if(csr0 & CSR0_BABL)
  806. dev->stats.tx_errors++;
  807. if(csr0 & CSR0_MISS) {
  808. int i;
  809. for(i=0;i<RMDNUM;i++)
  810. printk("%02x ",p->rmdhead[i].u.s.status);
  811. printk("\n");
  812. dev->stats.rx_errors++;
  813. }
  814. if(csr0 & CSR0_MERR) {
  815. if(debuglevel > 1)
  816. printk(KERN_ERR "%s: Ooops .. memory error: %04x.\n",dev->name,csr0);
  817. ni65_stop_start(dev,p);
  818. }
  819. }
  820. }
  821. #ifdef RCV_PARANOIA_CHECK
  822. {
  823. int j;
  824. for(j=0;j<RMDNUM;j++)
  825. {
  826. int i, num2;
  827. for(i=RMDNUM-1;i>0;i--) {
  828. num2 = (p->rmdnum + i) & (RMDNUM-1);
  829. if(!(p->rmdhead[num2].u.s.status & RCV_OWN))
  830. break;
  831. }
  832. if(i) {
  833. int k, num1;
  834. for(k=0;k<RMDNUM;k++) {
  835. num1 = (p->rmdnum + k) & (RMDNUM-1);
  836. if(!(p->rmdhead[num1].u.s.status & RCV_OWN))
  837. break;
  838. }
  839. if(!k)
  840. break;
  841. if(debuglevel > 0)
  842. {
  843. char buf[256],*buf1;
  844. buf1 = buf;
  845. for(k=0;k<RMDNUM;k++) {
  846. sprintf(buf1,"%02x ",(p->rmdhead[k].u.s.status)); /* & RCV_OWN) ); */
  847. buf1 += 3;
  848. }
  849. *buf1 = 0;
  850. printk(KERN_ERR "%s: Ooops, receive ring corrupted %2d %2d | %s\n",dev->name,p->rmdnum,i,buf);
  851. }
  852. p->rmdnum = num1;
  853. ni65_recv_intr(dev,csr0);
  854. if((p->rmdhead[num2].u.s.status & RCV_OWN))
  855. break; /* ok, we are 'in sync' again */
  856. }
  857. else
  858. break;
  859. }
  860. }
  861. #endif
  862. if( (csr0 & (CSR0_RXON | CSR0_TXON)) != (CSR0_RXON | CSR0_TXON) ) {
  863. printk(KERN_DEBUG "%s: RX or TX was offline -> restart\n",dev->name);
  864. ni65_stop_start(dev,p);
  865. }
  866. else
  867. writedatareg(CSR0_INEA);
  868. spin_unlock(&p->ring_lock);
  869. return IRQ_HANDLED;
  870. }
  871. /*
  872. * We have received an Xmit-Interrupt ..
  873. * send a new packet if necessary
  874. */
  875. static void ni65_xmit_intr(struct net_device *dev,int csr0)
  876. {
  877. struct priv *p = dev->ml_priv;
  878. while(p->xmit_queued)
  879. {
  880. struct tmd *tmdp = p->tmdhead + p->tmdlast;
  881. int tmdstat = tmdp->u.s.status;
  882. if(tmdstat & XMIT_OWN)
  883. break;
  884. if(tmdstat & XMIT_ERR)
  885. {
  886. #if 0
  887. if(tmdp->status2 & XMIT_TDRMASK && debuglevel > 3)
  888. printk(KERN_ERR "%s: tdr-problems (e.g. no resistor)\n",dev->name);
  889. #endif
  890. /* checking some errors */
  891. if(tmdp->status2 & XMIT_RTRY)
  892. dev->stats.tx_aborted_errors++;
  893. if(tmdp->status2 & XMIT_LCAR)
  894. dev->stats.tx_carrier_errors++;
  895. if(tmdp->status2 & (XMIT_BUFF | XMIT_UFLO )) {
  896. /* this stops the xmitter */
  897. dev->stats.tx_fifo_errors++;
  898. if(debuglevel > 0)
  899. printk(KERN_ERR "%s: Xmit FIFO/BUFF error\n",dev->name);
  900. if(p->features & INIT_RING_BEFORE_START) {
  901. tmdp->u.s.status = XMIT_OWN | XMIT_START | XMIT_END; /* test: resend this frame */
  902. ni65_stop_start(dev,p);
  903. break; /* no more Xmit processing .. */
  904. }
  905. else
  906. ni65_stop_start(dev,p);
  907. }
  908. if(debuglevel > 2)
  909. printk(KERN_ERR "%s: xmit-error: %04x %02x-%04x\n",dev->name,csr0,(int) tmdstat,(int) tmdp->status2);
  910. if(!(csr0 & CSR0_BABL)) /* don't count errors twice */
  911. dev->stats.tx_errors++;
  912. tmdp->status2 = 0;
  913. }
  914. else {
  915. dev->stats.tx_bytes -= (short)(tmdp->blen);
  916. dev->stats.tx_packets++;
  917. }
  918. #ifdef XMT_VIA_SKB
  919. if(p->tmd_skb[p->tmdlast]) {
  920. dev_kfree_skb_irq(p->tmd_skb[p->tmdlast]);
  921. p->tmd_skb[p->tmdlast] = NULL;
  922. }
  923. #endif
  924. p->tmdlast = (p->tmdlast + 1) & (TMDNUM-1);
  925. if(p->tmdlast == p->tmdnum)
  926. p->xmit_queued = 0;
  927. }
  928. netif_wake_queue(dev);
  929. }
  930. /*
  931. * We have received a packet
  932. */
  933. static void ni65_recv_intr(struct net_device *dev,int csr0)
  934. {
  935. struct rmd *rmdp;
  936. int rmdstat,len;
  937. int cnt=0;
  938. struct priv *p = dev->ml_priv;
  939. rmdp = p->rmdhead + p->rmdnum;
  940. while(!( (rmdstat = rmdp->u.s.status) & RCV_OWN))
  941. {
  942. cnt++;
  943. if( (rmdstat & (RCV_START | RCV_END | RCV_ERR)) != (RCV_START | RCV_END) ) /* error or oversized? */
  944. {
  945. if(!(rmdstat & RCV_ERR)) {
  946. if(rmdstat & RCV_START)
  947. {
  948. dev->stats.rx_length_errors++;
  949. printk(KERN_ERR "%s: recv, packet too long: %d\n",dev->name,rmdp->mlen & 0x0fff);
  950. }
  951. }
  952. else {
  953. if(debuglevel > 2)
  954. printk(KERN_ERR "%s: receive-error: %04x, lance-status: %04x/%04x\n",
  955. dev->name,(int) rmdstat,csr0,(int) inw(PORT+L_DATAREG) );
  956. if(rmdstat & RCV_FRAM)
  957. dev->stats.rx_frame_errors++;
  958. if(rmdstat & RCV_OFLO)
  959. dev->stats.rx_over_errors++;
  960. if(rmdstat & RCV_CRC)
  961. dev->stats.rx_crc_errors++;
  962. if(rmdstat & RCV_BUF_ERR)
  963. dev->stats.rx_fifo_errors++;
  964. }
  965. if(!(csr0 & CSR0_MISS)) /* don't count errors twice */
  966. dev->stats.rx_errors++;
  967. }
  968. else if( (len = (rmdp->mlen & 0x0fff) - 4) >= 60)
  969. {
  970. #ifdef RCV_VIA_SKB
  971. struct sk_buff *skb = alloc_skb(R_BUF_SIZE+2+16,GFP_ATOMIC);
  972. if (skb)
  973. skb_reserve(skb,16);
  974. #else
  975. struct sk_buff *skb = dev_alloc_skb(len+2);
  976. #endif
  977. if(skb)
  978. {
  979. skb_reserve(skb,2);
  980. #ifdef RCV_VIA_SKB
  981. if( (unsigned long) (skb->data + R_BUF_SIZE) > 0x1000000) {
  982. skb_put(skb,len);
  983. skb_copy_to_linear_data(skb, (unsigned char *)(p->recv_skb[p->rmdnum]->data),len);
  984. }
  985. else {
  986. struct sk_buff *skb1 = p->recv_skb[p->rmdnum];
  987. skb_put(skb,R_BUF_SIZE);
  988. p->recv_skb[p->rmdnum] = skb;
  989. rmdp->u.buffer = (u32) isa_virt_to_bus(skb->data);
  990. skb = skb1;
  991. skb_trim(skb,len);
  992. }
  993. #else
  994. skb_put(skb,len);
  995. skb_copy_to_linear_data(skb, (unsigned char *) p->recvbounce[p->rmdnum],len);
  996. #endif
  997. dev->stats.rx_packets++;
  998. dev->stats.rx_bytes += len;
  999. skb->protocol=eth_type_trans(skb,dev);
  1000. netif_rx(skb);
  1001. }
  1002. else
  1003. {
  1004. printk(KERN_ERR "%s: can't alloc new sk_buff\n",dev->name);
  1005. dev->stats.rx_dropped++;
  1006. }
  1007. }
  1008. else {
  1009. printk(KERN_INFO "%s: received runt packet\n",dev->name);
  1010. dev->stats.rx_errors++;
  1011. }
  1012. rmdp->blen = -(R_BUF_SIZE-8);
  1013. rmdp->mlen = 0;
  1014. rmdp->u.s.status = RCV_OWN; /* change owner */
  1015. p->rmdnum = (p->rmdnum + 1) & (RMDNUM-1);
  1016. rmdp = p->rmdhead + p->rmdnum;
  1017. }
  1018. }
  1019. /*
  1020. * kick xmitter ..
  1021. */
  1022. static void ni65_timeout(struct net_device *dev)
  1023. {
  1024. int i;
  1025. struct priv *p = dev->ml_priv;
  1026. printk(KERN_ERR "%s: xmitter timed out, try to restart!\n",dev->name);
  1027. for(i=0;i<TMDNUM;i++)
  1028. printk("%02x ",p->tmdhead[i].u.s.status);
  1029. printk("\n");
  1030. ni65_lance_reinit(dev);
  1031. dev->trans_start = jiffies; /* prevent tx timeout */
  1032. netif_wake_queue(dev);
  1033. }
  1034. /*
  1035. * Send a packet
  1036. */
  1037. static netdev_tx_t ni65_send_packet(struct sk_buff *skb,
  1038. struct net_device *dev)
  1039. {
  1040. struct priv *p = dev->ml_priv;
  1041. netif_stop_queue(dev);
  1042. if (test_and_set_bit(0, (void*)&p->lock)) {
  1043. printk(KERN_ERR "%s: Queue was locked.\n", dev->name);
  1044. return NETDEV_TX_BUSY;
  1045. }
  1046. {
  1047. short len = ETH_ZLEN < skb->len ? skb->len : ETH_ZLEN;
  1048. struct tmd *tmdp;
  1049. unsigned long flags;
  1050. #ifdef XMT_VIA_SKB
  1051. if( (unsigned long) (skb->data + skb->len) > 0x1000000) {
  1052. #endif
  1053. skb_copy_from_linear_data(skb, p->tmdbounce[p->tmdbouncenum],
  1054. skb->len > T_BUF_SIZE ? T_BUF_SIZE :
  1055. skb->len);
  1056. if (len > skb->len)
  1057. memset((char *)p->tmdbounce[p->tmdbouncenum]+skb->len, 0, len-skb->len);
  1058. dev_kfree_skb (skb);
  1059. spin_lock_irqsave(&p->ring_lock, flags);
  1060. tmdp = p->tmdhead + p->tmdnum;
  1061. tmdp->u.buffer = (u32) isa_virt_to_bus(p->tmdbounce[p->tmdbouncenum]);
  1062. p->tmdbouncenum = (p->tmdbouncenum + 1) & (TMDNUM - 1);
  1063. #ifdef XMT_VIA_SKB
  1064. }
  1065. else {
  1066. spin_lock_irqsave(&p->ring_lock, flags);
  1067. tmdp = p->tmdhead + p->tmdnum;
  1068. tmdp->u.buffer = (u32) isa_virt_to_bus(skb->data);
  1069. p->tmd_skb[p->tmdnum] = skb;
  1070. }
  1071. #endif
  1072. tmdp->blen = -len;
  1073. tmdp->u.s.status = XMIT_OWN | XMIT_START | XMIT_END;
  1074. writedatareg(CSR0_TDMD | CSR0_INEA); /* enable xmit & interrupt */
  1075. p->xmit_queued = 1;
  1076. p->tmdnum = (p->tmdnum + 1) & (TMDNUM-1);
  1077. if(p->tmdnum != p->tmdlast)
  1078. netif_wake_queue(dev);
  1079. p->lock = 0;
  1080. spin_unlock_irqrestore(&p->ring_lock, flags);
  1081. }
  1082. return NETDEV_TX_OK;
  1083. }
  1084. static void set_multicast_list(struct net_device *dev)
  1085. {
  1086. if(!ni65_lance_reinit(dev))
  1087. printk(KERN_ERR "%s: Can't switch card into MC mode!\n",dev->name);
  1088. netif_wake_queue(dev);
  1089. }
  1090. #ifdef MODULE
  1091. static struct net_device *dev_ni65;
  1092. module_param(irq, int, 0);
  1093. module_param(io, int, 0);
  1094. module_param(dma, int, 0);
  1095. MODULE_PARM_DESC(irq, "ni6510 IRQ number (ignored for some cards)");
  1096. MODULE_PARM_DESC(io, "ni6510 I/O base address");
  1097. MODULE_PARM_DESC(dma, "ni6510 ISA DMA channel (ignored for some cards)");
  1098. int __init init_module(void)
  1099. {
  1100. dev_ni65 = ni65_probe(-1);
  1101. return IS_ERR(dev_ni65) ? PTR_ERR(dev_ni65) : 0;
  1102. }
  1103. void __exit cleanup_module(void)
  1104. {
  1105. unregister_netdev(dev_ni65);
  1106. cleanup_card(dev_ni65);
  1107. free_netdev(dev_ni65);
  1108. }
  1109. #endif /* MODULE */
  1110. MODULE_LICENSE("GPL");