atmel_tsadcc.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373
  1. /*
  2. * Atmel Touch Screen Driver
  3. *
  4. * Copyright (c) 2008 ATMEL
  5. * Copyright (c) 2008 Dan Liang
  6. * Copyright (c) 2008 TimeSys Corporation
  7. * Copyright (c) 2008 Justin Waters
  8. *
  9. * Based on touchscreen code from Atmel Corporation.
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #include <linux/init.h>
  16. #include <linux/err.h>
  17. #include <linux/kernel.h>
  18. #include <linux/module.h>
  19. #include <linux/input.h>
  20. #include <linux/slab.h>
  21. #include <linux/interrupt.h>
  22. #include <linux/clk.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/io.h>
  25. #include <mach/board.h>
  26. #include <mach/cpu.h>
  27. /* Register definitions based on AT91SAM9RL64 preliminary draft datasheet */
  28. #define ATMEL_TSADCC_CR 0x00 /* Control register */
  29. #define ATMEL_TSADCC_SWRST (1 << 0) /* Software Reset*/
  30. #define ATMEL_TSADCC_START (1 << 1) /* Start conversion */
  31. #define ATMEL_TSADCC_MR 0x04 /* Mode register */
  32. #define ATMEL_TSADCC_TSAMOD (3 << 0) /* ADC mode */
  33. #define ATMEL_TSADCC_TSAMOD_ADC_ONLY_MODE (0x0) /* ADC Mode */
  34. #define ATMEL_TSADCC_TSAMOD_TS_ONLY_MODE (0x1) /* Touch Screen Only Mode */
  35. #define ATMEL_TSADCC_LOWRES (1 << 4) /* Resolution selection */
  36. #define ATMEL_TSADCC_SLEEP (1 << 5) /* Sleep mode */
  37. #define ATMEL_TSADCC_PENDET (1 << 6) /* Pen Detect selection */
  38. #define ATMEL_TSADCC_PRES (1 << 7) /* Pressure Measurement Selection */
  39. #define ATMEL_TSADCC_PRESCAL (0x3f << 8) /* Prescalar Rate Selection */
  40. #define ATMEL_TSADCC_EPRESCAL (0xff << 8) /* Prescalar Rate Selection (Extended) */
  41. #define ATMEL_TSADCC_STARTUP (0x7f << 16) /* Start Up time */
  42. #define ATMEL_TSADCC_SHTIM (0xf << 24) /* Sample & Hold time */
  43. #define ATMEL_TSADCC_PENDBC (0xf << 28) /* Pen Detect debouncing time */
  44. #define ATMEL_TSADCC_TRGR 0x08 /* Trigger register */
  45. #define ATMEL_TSADCC_TRGMOD (7 << 0) /* Trigger mode */
  46. #define ATMEL_TSADCC_TRGMOD_NONE (0 << 0)
  47. #define ATMEL_TSADCC_TRGMOD_EXT_RISING (1 << 0)
  48. #define ATMEL_TSADCC_TRGMOD_EXT_FALLING (2 << 0)
  49. #define ATMEL_TSADCC_TRGMOD_EXT_ANY (3 << 0)
  50. #define ATMEL_TSADCC_TRGMOD_PENDET (4 << 0)
  51. #define ATMEL_TSADCC_TRGMOD_PERIOD (5 << 0)
  52. #define ATMEL_TSADCC_TRGMOD_CONTINUOUS (6 << 0)
  53. #define ATMEL_TSADCC_TRGPER (0xffff << 16) /* Trigger period */
  54. #define ATMEL_TSADCC_TSR 0x0C /* Touch Screen register */
  55. #define ATMEL_TSADCC_TSFREQ (0xf << 0) /* TS Frequency in Interleaved mode */
  56. #define ATMEL_TSADCC_TSSHTIM (0xf << 24) /* Sample & Hold time */
  57. #define ATMEL_TSADCC_CHER 0x10 /* Channel Enable register */
  58. #define ATMEL_TSADCC_CHDR 0x14 /* Channel Disable register */
  59. #define ATMEL_TSADCC_CHSR 0x18 /* Channel Status register */
  60. #define ATMEL_TSADCC_CH(n) (1 << (n)) /* Channel number */
  61. #define ATMEL_TSADCC_SR 0x1C /* Status register */
  62. #define ATMEL_TSADCC_EOC(n) (1 << ((n)+0)) /* End of conversion for channel N */
  63. #define ATMEL_TSADCC_OVRE(n) (1 << ((n)+8)) /* Overrun error for channel N */
  64. #define ATMEL_TSADCC_DRDY (1 << 16) /* Data Ready */
  65. #define ATMEL_TSADCC_GOVRE (1 << 17) /* General Overrun Error */
  66. #define ATMEL_TSADCC_ENDRX (1 << 18) /* End of RX Buffer */
  67. #define ATMEL_TSADCC_RXBUFF (1 << 19) /* TX Buffer full */
  68. #define ATMEL_TSADCC_PENCNT (1 << 20) /* Pen contact */
  69. #define ATMEL_TSADCC_NOCNT (1 << 21) /* No contact */
  70. #define ATMEL_TSADCC_LCDR 0x20 /* Last Converted Data register */
  71. #define ATMEL_TSADCC_DATA (0x3ff << 0) /* Channel data */
  72. #define ATMEL_TSADCC_IER 0x24 /* Interrupt Enable register */
  73. #define ATMEL_TSADCC_IDR 0x28 /* Interrupt Disable register */
  74. #define ATMEL_TSADCC_IMR 0x2C /* Interrupt Mask register */
  75. #define ATMEL_TSADCC_CDR0 0x30 /* Channel Data 0 */
  76. #define ATMEL_TSADCC_CDR1 0x34 /* Channel Data 1 */
  77. #define ATMEL_TSADCC_CDR2 0x38 /* Channel Data 2 */
  78. #define ATMEL_TSADCC_CDR3 0x3C /* Channel Data 3 */
  79. #define ATMEL_TSADCC_CDR4 0x40 /* Channel Data 4 */
  80. #define ATMEL_TSADCC_CDR5 0x44 /* Channel Data 5 */
  81. #define ATMEL_TSADCC_XPOS 0x50
  82. #define ATMEL_TSADCC_Z1DAT 0x54
  83. #define ATMEL_TSADCC_Z2DAT 0x58
  84. #define PRESCALER_VAL(x) ((x) >> 8)
  85. #define ADC_DEFAULT_CLOCK 100000
  86. struct atmel_tsadcc {
  87. struct input_dev *input;
  88. char phys[32];
  89. struct clk *clk;
  90. int irq;
  91. unsigned int prev_absx;
  92. unsigned int prev_absy;
  93. unsigned char bufferedmeasure;
  94. };
  95. static void __iomem *tsc_base;
  96. #define atmel_tsadcc_read(reg) __raw_readl(tsc_base + (reg))
  97. #define atmel_tsadcc_write(reg, val) __raw_writel((val), tsc_base + (reg))
  98. static irqreturn_t atmel_tsadcc_interrupt(int irq, void *dev)
  99. {
  100. struct atmel_tsadcc *ts_dev = (struct atmel_tsadcc *)dev;
  101. struct input_dev *input_dev = ts_dev->input;
  102. unsigned int status;
  103. unsigned int reg;
  104. status = atmel_tsadcc_read(ATMEL_TSADCC_SR);
  105. status &= atmel_tsadcc_read(ATMEL_TSADCC_IMR);
  106. if (status & ATMEL_TSADCC_NOCNT) {
  107. /* Contact lost */
  108. reg = atmel_tsadcc_read(ATMEL_TSADCC_MR) | ATMEL_TSADCC_PENDBC;
  109. atmel_tsadcc_write(ATMEL_TSADCC_MR, reg);
  110. atmel_tsadcc_write(ATMEL_TSADCC_TRGR, ATMEL_TSADCC_TRGMOD_NONE);
  111. atmel_tsadcc_write(ATMEL_TSADCC_IDR,
  112. ATMEL_TSADCC_EOC(3) | ATMEL_TSADCC_NOCNT);
  113. atmel_tsadcc_write(ATMEL_TSADCC_IER, ATMEL_TSADCC_PENCNT);
  114. input_report_key(input_dev, BTN_TOUCH, 0);
  115. ts_dev->bufferedmeasure = 0;
  116. input_sync(input_dev);
  117. } else if (status & ATMEL_TSADCC_PENCNT) {
  118. /* Pen detected */
  119. reg = atmel_tsadcc_read(ATMEL_TSADCC_MR);
  120. reg &= ~ATMEL_TSADCC_PENDBC;
  121. atmel_tsadcc_write(ATMEL_TSADCC_IDR, ATMEL_TSADCC_PENCNT);
  122. atmel_tsadcc_write(ATMEL_TSADCC_MR, reg);
  123. atmel_tsadcc_write(ATMEL_TSADCC_IER,
  124. ATMEL_TSADCC_EOC(3) | ATMEL_TSADCC_NOCNT);
  125. atmel_tsadcc_write(ATMEL_TSADCC_TRGR,
  126. ATMEL_TSADCC_TRGMOD_PERIOD | (0x0FFF << 16));
  127. } else if (status & ATMEL_TSADCC_EOC(3)) {
  128. /* Conversion finished */
  129. if (ts_dev->bufferedmeasure) {
  130. /* Last measurement is always discarded, since it can
  131. * be erroneous.
  132. * Always report previous measurement */
  133. input_report_abs(input_dev, ABS_X, ts_dev->prev_absx);
  134. input_report_abs(input_dev, ABS_Y, ts_dev->prev_absy);
  135. input_report_key(input_dev, BTN_TOUCH, 1);
  136. input_sync(input_dev);
  137. } else
  138. ts_dev->bufferedmeasure = 1;
  139. /* Now make new measurement */
  140. ts_dev->prev_absx = atmel_tsadcc_read(ATMEL_TSADCC_CDR3) << 10;
  141. ts_dev->prev_absx /= atmel_tsadcc_read(ATMEL_TSADCC_CDR2);
  142. ts_dev->prev_absy = atmel_tsadcc_read(ATMEL_TSADCC_CDR1) << 10;
  143. ts_dev->prev_absy /= atmel_tsadcc_read(ATMEL_TSADCC_CDR0);
  144. }
  145. return IRQ_HANDLED;
  146. }
  147. /*
  148. * The functions for inserting/removing us as a module.
  149. */
  150. static int __devinit atmel_tsadcc_probe(struct platform_device *pdev)
  151. {
  152. struct atmel_tsadcc *ts_dev;
  153. struct input_dev *input_dev;
  154. struct resource *res;
  155. struct at91_tsadcc_data *pdata = pdev->dev.platform_data;
  156. int err = 0;
  157. unsigned int prsc;
  158. unsigned int reg;
  159. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  160. if (!res) {
  161. dev_err(&pdev->dev, "no mmio resource defined.\n");
  162. return -ENXIO;
  163. }
  164. /* Allocate memory for device */
  165. ts_dev = kzalloc(sizeof(struct atmel_tsadcc), GFP_KERNEL);
  166. if (!ts_dev) {
  167. dev_err(&pdev->dev, "failed to allocate memory.\n");
  168. return -ENOMEM;
  169. }
  170. platform_set_drvdata(pdev, ts_dev);
  171. input_dev = input_allocate_device();
  172. if (!input_dev) {
  173. dev_err(&pdev->dev, "failed to allocate input device.\n");
  174. err = -EBUSY;
  175. goto err_free_mem;
  176. }
  177. ts_dev->irq = platform_get_irq(pdev, 0);
  178. if (ts_dev->irq < 0) {
  179. dev_err(&pdev->dev, "no irq ID is designated.\n");
  180. err = -ENODEV;
  181. goto err_free_dev;
  182. }
  183. if (!request_mem_region(res->start, resource_size(res),
  184. "atmel tsadcc regs")) {
  185. dev_err(&pdev->dev, "resources is unavailable.\n");
  186. err = -EBUSY;
  187. goto err_free_dev;
  188. }
  189. tsc_base = ioremap(res->start, resource_size(res));
  190. if (!tsc_base) {
  191. dev_err(&pdev->dev, "failed to map registers.\n");
  192. err = -ENOMEM;
  193. goto err_release_mem;
  194. }
  195. err = request_irq(ts_dev->irq, atmel_tsadcc_interrupt, IRQF_DISABLED,
  196. pdev->dev.driver->name, ts_dev);
  197. if (err) {
  198. dev_err(&pdev->dev, "failed to allocate irq.\n");
  199. goto err_unmap_regs;
  200. }
  201. ts_dev->clk = clk_get(&pdev->dev, "tsc_clk");
  202. if (IS_ERR(ts_dev->clk)) {
  203. dev_err(&pdev->dev, "failed to get ts_clk\n");
  204. err = PTR_ERR(ts_dev->clk);
  205. goto err_free_irq;
  206. }
  207. ts_dev->input = input_dev;
  208. ts_dev->bufferedmeasure = 0;
  209. snprintf(ts_dev->phys, sizeof(ts_dev->phys),
  210. "%s/input0", dev_name(&pdev->dev));
  211. input_dev->name = "atmel touch screen controller";
  212. input_dev->phys = ts_dev->phys;
  213. input_dev->dev.parent = &pdev->dev;
  214. __set_bit(EV_ABS, input_dev->evbit);
  215. input_set_abs_params(input_dev, ABS_X, 0, 0x3FF, 0, 0);
  216. input_set_abs_params(input_dev, ABS_Y, 0, 0x3FF, 0, 0);
  217. input_set_capability(input_dev, EV_KEY, BTN_TOUCH);
  218. /* clk_enable() always returns 0, no need to check it */
  219. clk_enable(ts_dev->clk);
  220. prsc = clk_get_rate(ts_dev->clk);
  221. dev_info(&pdev->dev, "Master clock is set at: %d Hz\n", prsc);
  222. if (!pdata)
  223. goto err_fail;
  224. if (!pdata->adc_clock)
  225. pdata->adc_clock = ADC_DEFAULT_CLOCK;
  226. prsc = (prsc / (2 * pdata->adc_clock)) - 1;
  227. /* saturate if this value is too high */
  228. if (cpu_is_at91sam9rl()) {
  229. if (prsc > PRESCALER_VAL(ATMEL_TSADCC_PRESCAL))
  230. prsc = PRESCALER_VAL(ATMEL_TSADCC_PRESCAL);
  231. } else {
  232. if (prsc > PRESCALER_VAL(ATMEL_TSADCC_EPRESCAL))
  233. prsc = PRESCALER_VAL(ATMEL_TSADCC_EPRESCAL);
  234. }
  235. dev_info(&pdev->dev, "Prescaler is set at: %d\n", prsc);
  236. reg = ATMEL_TSADCC_TSAMOD_TS_ONLY_MODE |
  237. ((0x00 << 5) & ATMEL_TSADCC_SLEEP) | /* Normal Mode */
  238. ((0x01 << 6) & ATMEL_TSADCC_PENDET) | /* Enable Pen Detect */
  239. (prsc << 8) |
  240. ((0x26 << 16) & ATMEL_TSADCC_STARTUP) |
  241. ((pdata->pendet_debounce << 28) & ATMEL_TSADCC_PENDBC);
  242. atmel_tsadcc_write(ATMEL_TSADCC_CR, ATMEL_TSADCC_SWRST);
  243. atmel_tsadcc_write(ATMEL_TSADCC_MR, reg);
  244. atmel_tsadcc_write(ATMEL_TSADCC_TRGR, ATMEL_TSADCC_TRGMOD_NONE);
  245. atmel_tsadcc_write(ATMEL_TSADCC_TSR,
  246. (pdata->ts_sample_hold_time << 24) & ATMEL_TSADCC_TSSHTIM);
  247. atmel_tsadcc_read(ATMEL_TSADCC_SR);
  248. atmel_tsadcc_write(ATMEL_TSADCC_IER, ATMEL_TSADCC_PENCNT);
  249. /* All went ok, so register to the input system */
  250. err = input_register_device(input_dev);
  251. if (err)
  252. goto err_fail;
  253. return 0;
  254. err_fail:
  255. clk_disable(ts_dev->clk);
  256. clk_put(ts_dev->clk);
  257. err_free_irq:
  258. free_irq(ts_dev->irq, ts_dev);
  259. err_unmap_regs:
  260. iounmap(tsc_base);
  261. err_release_mem:
  262. release_mem_region(res->start, resource_size(res));
  263. err_free_dev:
  264. input_free_device(input_dev);
  265. err_free_mem:
  266. kfree(ts_dev);
  267. return err;
  268. }
  269. static int __devexit atmel_tsadcc_remove(struct platform_device *pdev)
  270. {
  271. struct atmel_tsadcc *ts_dev = dev_get_drvdata(&pdev->dev);
  272. struct resource *res;
  273. free_irq(ts_dev->irq, ts_dev);
  274. input_unregister_device(ts_dev->input);
  275. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  276. iounmap(tsc_base);
  277. release_mem_region(res->start, resource_size(res));
  278. clk_disable(ts_dev->clk);
  279. clk_put(ts_dev->clk);
  280. kfree(ts_dev);
  281. return 0;
  282. }
  283. static struct platform_driver atmel_tsadcc_driver = {
  284. .probe = atmel_tsadcc_probe,
  285. .remove = __devexit_p(atmel_tsadcc_remove),
  286. .driver = {
  287. .name = "atmel_tsadcc",
  288. },
  289. };
  290. static int __init atmel_tsadcc_init(void)
  291. {
  292. return platform_driver_register(&atmel_tsadcc_driver);
  293. }
  294. static void __exit atmel_tsadcc_exit(void)
  295. {
  296. platform_driver_unregister(&atmel_tsadcc_driver);
  297. }
  298. module_init(atmel_tsadcc_init);
  299. module_exit(atmel_tsadcc_exit);
  300. MODULE_LICENSE("GPL");
  301. MODULE_DESCRIPTION("Atmel TouchScreen Driver");
  302. MODULE_AUTHOR("Dan Liang <dan.liang@atmel.com>");