cm5200.dts 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. /*
  2. * CM5200 board Device Tree Source
  3. *
  4. * Copyright (C) 2007 Semihalf
  5. * Marian Balakowicz <m8@semihalf.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. */
  12. /include/ "mpc5200b.dtsi"
  13. / {
  14. model = "schindler,cm5200";
  15. compatible = "schindler,cm5200";
  16. soc5200@f0000000 {
  17. timer@600 { // General Purpose Timer
  18. fsl,has-wdt;
  19. };
  20. can@900 {
  21. status = "disabled";
  22. };
  23. can@980 {
  24. status = "disabled";
  25. };
  26. psc@2000 { // PSC1
  27. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  28. };
  29. psc@2200 { // PSC2
  30. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  31. };
  32. psc@2400 { // PSC3
  33. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  34. };
  35. psc@2600 { // PSC4
  36. status = "disabled";
  37. };
  38. psc@2800 { // PSC5
  39. status = "disabled";
  40. };
  41. psc@2c00 { // PSC6
  42. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  43. };
  44. ethernet@3000 {
  45. phy-handle = <&phy0>;
  46. };
  47. mdio@3000 {
  48. phy0: ethernet-phy@0 {
  49. reg = <0>;
  50. };
  51. };
  52. ata@3a00 {
  53. status = "disabled";
  54. };
  55. i2c@3d00 {
  56. status = "disabled";
  57. };
  58. };
  59. pci@f0000d00 {
  60. status = "disabled";
  61. };
  62. localbus {
  63. // 16-bit flash device at LocalPlus Bus CS0
  64. flash@0,0 {
  65. compatible = "cfi-flash";
  66. reg = <0 0 0x2000000>;
  67. bank-width = <2>;
  68. device-width = <2>;
  69. #size-cells = <1>;
  70. #address-cells = <1>;
  71. };
  72. };
  73. };