sim_int.c 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /*
  2. * Copyright (C) 1999, 2005 MIPS Technologies, Inc. All rights reserved.
  3. *
  4. * This program is free software; you can distribute it and/or modify it
  5. * under the terms of the GNU General Public License (Version 2) as
  6. * published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope it will be useful, but WITHOUT
  9. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  10. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  11. * for more details.
  12. *
  13. * You should have received a copy of the GNU General Public License along
  14. * with this program; if not, write to the Free Software Foundation, Inc.,
  15. * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
  16. *
  17. */
  18. #include <linux/init.h>
  19. #include <linux/sched.h>
  20. #include <linux/interrupt.h>
  21. #include <linux/kernel_stat.h>
  22. #include <asm/mips-boards/simint.h>
  23. #include <asm/irq_cpu.h>
  24. static inline int clz(unsigned long x)
  25. {
  26. __asm__(
  27. " .set push \n"
  28. " .set mips32 \n"
  29. " clz %0, %1 \n"
  30. " .set pop \n"
  31. : "=r" (x)
  32. : "r" (x));
  33. return x;
  34. }
  35. /*
  36. * Version of ffs that only looks at bits 12..15.
  37. */
  38. static inline unsigned int irq_ffs(unsigned int pending)
  39. {
  40. #if defined(CONFIG_CPU_MIPS32) || defined(CONFIG_CPU_MIPS64)
  41. return -clz(pending) + 31 - CAUSEB_IP;
  42. #else
  43. unsigned int a0 = 7;
  44. unsigned int t0;
  45. t0 = s0 & 0xf000;
  46. t0 = t0 < 1;
  47. t0 = t0 << 2;
  48. a0 = a0 - t0;
  49. s0 = s0 << t0;
  50. t0 = s0 & 0xc000;
  51. t0 = t0 < 1;
  52. t0 = t0 << 1;
  53. a0 = a0 - t0;
  54. s0 = s0 << t0;
  55. t0 = s0 & 0x8000;
  56. t0 = t0 < 1;
  57. /* t0 = t0 << 2; */
  58. a0 = a0 - t0;
  59. /* s0 = s0 << t0; */
  60. return a0;
  61. #endif
  62. }
  63. asmlinkage void plat_irq_dispatch(void)
  64. {
  65. unsigned int pending = read_c0_cause() & read_c0_status() & ST0_IM;
  66. int irq;
  67. irq = irq_ffs(pending);
  68. if (irq > 0)
  69. do_IRQ(MIPS_CPU_IRQ_BASE + irq);
  70. else
  71. spurious_interrupt();
  72. }
  73. void __init arch_init_irq(void)
  74. {
  75. mips_cpu_irq_init();
  76. }