cs8427.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616
  1. /*
  2. * Routines for control of the CS8427 via i2c bus
  3. * IEC958 (S/PDIF) receiver & transmitter by Cirrus Logic
  4. * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
  5. *
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  20. *
  21. */
  22. #include <linux/slab.h>
  23. #include <linux/delay.h>
  24. #include <linux/init.h>
  25. #include <linux/bitrev.h>
  26. #include <asm/unaligned.h>
  27. #include <sound/core.h>
  28. #include <sound/control.h>
  29. #include <sound/pcm.h>
  30. #include <sound/cs8427.h>
  31. #include <sound/asoundef.h>
  32. static void snd_cs8427_reset(struct snd_i2c_device *cs8427);
  33. MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
  34. MODULE_DESCRIPTION("IEC958 (S/PDIF) receiver & transmitter by Cirrus Logic");
  35. MODULE_LICENSE("GPL");
  36. #define CS8427_ADDR (0x20>>1) /* fixed address */
  37. struct cs8427_stream {
  38. struct snd_pcm_substream *substream;
  39. char hw_status[24]; /* hardware status */
  40. char def_status[24]; /* default status */
  41. char pcm_status[24]; /* PCM private status */
  42. char hw_udata[32];
  43. struct snd_kcontrol *pcm_ctl;
  44. };
  45. struct cs8427 {
  46. unsigned char regmap[0x14]; /* map of first 1 + 13 registers */
  47. unsigned int rate;
  48. unsigned int reset_timeout;
  49. struct cs8427_stream playback;
  50. struct cs8427_stream capture;
  51. };
  52. int snd_cs8427_reg_write(struct snd_i2c_device *device, unsigned char reg,
  53. unsigned char val)
  54. {
  55. int err;
  56. unsigned char buf[2];
  57. buf[0] = reg & 0x7f;
  58. buf[1] = val;
  59. if ((err = snd_i2c_sendbytes(device, buf, 2)) != 2) {
  60. snd_printk(KERN_ERR "unable to send bytes 0x%02x:0x%02x "
  61. "to CS8427 (%i)\n", buf[0], buf[1], err);
  62. return err < 0 ? err : -EIO;
  63. }
  64. return 0;
  65. }
  66. EXPORT_SYMBOL(snd_cs8427_reg_write);
  67. static int snd_cs8427_reg_read(struct snd_i2c_device *device, unsigned char reg)
  68. {
  69. int err;
  70. unsigned char buf;
  71. if ((err = snd_i2c_sendbytes(device, &reg, 1)) != 1) {
  72. snd_printk(KERN_ERR "unable to send register 0x%x byte "
  73. "to CS8427\n", reg);
  74. return err < 0 ? err : -EIO;
  75. }
  76. if ((err = snd_i2c_readbytes(device, &buf, 1)) != 1) {
  77. snd_printk(KERN_ERR "unable to read register 0x%x byte "
  78. "from CS8427\n", reg);
  79. return err < 0 ? err : -EIO;
  80. }
  81. return buf;
  82. }
  83. static int snd_cs8427_select_corudata(struct snd_i2c_device *device, int udata)
  84. {
  85. struct cs8427 *chip = device->private_data;
  86. int err;
  87. udata = udata ? CS8427_BSEL : 0;
  88. if (udata != (chip->regmap[CS8427_REG_CSDATABUF] & udata)) {
  89. chip->regmap[CS8427_REG_CSDATABUF] &= ~CS8427_BSEL;
  90. chip->regmap[CS8427_REG_CSDATABUF] |= udata;
  91. err = snd_cs8427_reg_write(device, CS8427_REG_CSDATABUF,
  92. chip->regmap[CS8427_REG_CSDATABUF]);
  93. if (err < 0)
  94. return err;
  95. }
  96. return 0;
  97. }
  98. static int snd_cs8427_send_corudata(struct snd_i2c_device *device,
  99. int udata,
  100. unsigned char *ndata,
  101. int count)
  102. {
  103. struct cs8427 *chip = device->private_data;
  104. char *hw_data = udata ?
  105. chip->playback.hw_udata : chip->playback.hw_status;
  106. char data[32];
  107. int err, idx;
  108. if (!memcmp(hw_data, ndata, count))
  109. return 0;
  110. if ((err = snd_cs8427_select_corudata(device, udata)) < 0)
  111. return err;
  112. memcpy(hw_data, ndata, count);
  113. if (udata) {
  114. memset(data, 0, sizeof(data));
  115. if (memcmp(hw_data, data, count) == 0) {
  116. chip->regmap[CS8427_REG_UDATABUF] &= ~CS8427_UBMMASK;
  117. chip->regmap[CS8427_REG_UDATABUF] |= CS8427_UBMZEROS |
  118. CS8427_EFTUI;
  119. err = snd_cs8427_reg_write(device, CS8427_REG_UDATABUF,
  120. chip->regmap[CS8427_REG_UDATABUF]);
  121. return err < 0 ? err : 0;
  122. }
  123. }
  124. data[0] = CS8427_REG_AUTOINC | CS8427_REG_CORU_DATABUF;
  125. for (idx = 0; idx < count; idx++)
  126. data[idx + 1] = bitrev8(ndata[idx]);
  127. if (snd_i2c_sendbytes(device, data, count + 1) != count + 1)
  128. return -EIO;
  129. return 1;
  130. }
  131. static void snd_cs8427_free(struct snd_i2c_device *device)
  132. {
  133. kfree(device->private_data);
  134. }
  135. int snd_cs8427_create(struct snd_i2c_bus *bus,
  136. unsigned char addr,
  137. unsigned int reset_timeout,
  138. struct snd_i2c_device **r_cs8427)
  139. {
  140. static unsigned char initvals1[] = {
  141. CS8427_REG_CONTROL1 | CS8427_REG_AUTOINC,
  142. /* CS8427_REG_CONTROL1: RMCK to OMCK, valid PCM audio, disable mutes,
  143. TCBL=output */
  144. CS8427_SWCLK | CS8427_TCBLDIR,
  145. /* CS8427_REG_CONTROL2: hold last valid audio sample, RMCK=256*Fs,
  146. normal stereo operation */
  147. 0x00,
  148. /* CS8427_REG_DATAFLOW: output drivers normal operation, Tx<=serial,
  149. Rx=>serial */
  150. CS8427_TXDSERIAL | CS8427_SPDAES3RECEIVER,
  151. /* CS8427_REG_CLOCKSOURCE: Run off, CMCK=256*Fs,
  152. output time base = OMCK, input time base = recovered input clock,
  153. recovered input clock source is ILRCK changed to AES3INPUT
  154. (workaround, see snd_cs8427_reset) */
  155. CS8427_RXDILRCK,
  156. /* CS8427_REG_SERIALINPUT: Serial audio input port data format = I2S,
  157. 24-bit, 64*Fsi */
  158. CS8427_SIDEL | CS8427_SILRPOL,
  159. /* CS8427_REG_SERIALOUTPUT: Serial audio output port data format
  160. = I2S, 24-bit, 64*Fsi */
  161. CS8427_SODEL | CS8427_SOLRPOL,
  162. };
  163. static unsigned char initvals2[] = {
  164. CS8427_REG_RECVERRMASK | CS8427_REG_AUTOINC,
  165. /* CS8427_REG_RECVERRMASK: unmask the input PLL clock, V, confidence,
  166. biphase, parity status bits */
  167. /* CS8427_UNLOCK | CS8427_V | CS8427_CONF | CS8427_BIP | CS8427_PAR,*/
  168. 0xff, /* set everything */
  169. /* CS8427_REG_CSDATABUF:
  170. Registers 32-55 window to CS buffer
  171. Inhibit D->E transfers from overwriting first 5 bytes of CS data.
  172. Inhibit D->E transfers (all) of CS data.
  173. Allow E->F transfer of CS data.
  174. One byte mode; both A/B channels get same written CB data.
  175. A channel info is output to chip's EMPH* pin. */
  176. CS8427_CBMR | CS8427_DETCI,
  177. /* CS8427_REG_UDATABUF:
  178. Use internal buffer to transmit User (U) data.
  179. Chip's U pin is an output.
  180. Transmit all O's for user data.
  181. Inhibit D->E transfers.
  182. Inhibit E->F transfers. */
  183. CS8427_UD | CS8427_EFTUI | CS8427_DETUI,
  184. };
  185. int err;
  186. struct cs8427 *chip;
  187. struct snd_i2c_device *device;
  188. unsigned char buf[24];
  189. if ((err = snd_i2c_device_create(bus, "CS8427",
  190. CS8427_ADDR | (addr & 7),
  191. &device)) < 0)
  192. return err;
  193. chip = device->private_data = kzalloc(sizeof(*chip), GFP_KERNEL);
  194. if (chip == NULL) {
  195. snd_i2c_device_free(device);
  196. return -ENOMEM;
  197. }
  198. device->private_free = snd_cs8427_free;
  199. snd_i2c_lock(bus);
  200. err = snd_cs8427_reg_read(device, CS8427_REG_ID_AND_VER);
  201. if (err != CS8427_VER8427A) {
  202. /* give second chance */
  203. snd_printk(KERN_WARNING "invalid CS8427 signature 0x%x: "
  204. "let me try again...\n", err);
  205. err = snd_cs8427_reg_read(device, CS8427_REG_ID_AND_VER);
  206. }
  207. if (err != CS8427_VER8427A) {
  208. snd_i2c_unlock(bus);
  209. snd_printk(KERN_ERR "unable to find CS8427 signature "
  210. "(expected 0x%x, read 0x%x),\n",
  211. CS8427_VER8427A, err);
  212. snd_printk(KERN_ERR " initialization is not completed\n");
  213. return -EFAULT;
  214. }
  215. /* turn off run bit while making changes to configuration */
  216. err = snd_cs8427_reg_write(device, CS8427_REG_CLOCKSOURCE, 0x00);
  217. if (err < 0)
  218. goto __fail;
  219. /* send initial values */
  220. memcpy(chip->regmap + (initvals1[0] & 0x7f), initvals1 + 1, 6);
  221. if ((err = snd_i2c_sendbytes(device, initvals1, 7)) != 7) {
  222. err = err < 0 ? err : -EIO;
  223. goto __fail;
  224. }
  225. /* Turn off CS8427 interrupt stuff that is not used in hardware */
  226. memset(buf, 0, 7);
  227. /* from address 9 to 15 */
  228. buf[0] = 9; /* register */
  229. if ((err = snd_i2c_sendbytes(device, buf, 7)) != 7)
  230. goto __fail;
  231. /* send transfer initialization sequence */
  232. memcpy(chip->regmap + (initvals2[0] & 0x7f), initvals2 + 1, 3);
  233. if ((err = snd_i2c_sendbytes(device, initvals2, 4)) != 4) {
  234. err = err < 0 ? err : -EIO;
  235. goto __fail;
  236. }
  237. /* write default channel status bytes */
  238. put_unaligned_le32(SNDRV_PCM_DEFAULT_CON_SPDIF, buf);
  239. memset(buf + 4, 0, 24 - 4);
  240. if (snd_cs8427_send_corudata(device, 0, buf, 24) < 0)
  241. goto __fail;
  242. memcpy(chip->playback.def_status, buf, 24);
  243. memcpy(chip->playback.pcm_status, buf, 24);
  244. snd_i2c_unlock(bus);
  245. /* turn on run bit and rock'n'roll */
  246. if (reset_timeout < 1)
  247. reset_timeout = 1;
  248. chip->reset_timeout = reset_timeout;
  249. snd_cs8427_reset(device);
  250. #if 0 // it's nice for read tests
  251. {
  252. char buf[128];
  253. int xx;
  254. buf[0] = 0x81;
  255. snd_i2c_sendbytes(device, buf, 1);
  256. snd_i2c_readbytes(device, buf, 127);
  257. for (xx = 0; xx < 127; xx++)
  258. printk(KERN_DEBUG "reg[0x%x] = 0x%x\n", xx+1, buf[xx]);
  259. }
  260. #endif
  261. if (r_cs8427)
  262. *r_cs8427 = device;
  263. return 0;
  264. __fail:
  265. snd_i2c_unlock(bus);
  266. snd_i2c_device_free(device);
  267. return err < 0 ? err : -EIO;
  268. }
  269. EXPORT_SYMBOL(snd_cs8427_create);
  270. /*
  271. * Reset the chip using run bit, also lock PLL using ILRCK and
  272. * put back AES3INPUT. This workaround is described in latest
  273. * CS8427 datasheet, otherwise TXDSERIAL will not work.
  274. */
  275. static void snd_cs8427_reset(struct snd_i2c_device *cs8427)
  276. {
  277. struct cs8427 *chip;
  278. unsigned long end_time;
  279. int data, aes3input = 0;
  280. if (snd_BUG_ON(!cs8427))
  281. return;
  282. chip = cs8427->private_data;
  283. snd_i2c_lock(cs8427->bus);
  284. if ((chip->regmap[CS8427_REG_CLOCKSOURCE] & CS8427_RXDAES3INPUT) ==
  285. CS8427_RXDAES3INPUT) /* AES3 bit is set */
  286. aes3input = 1;
  287. chip->regmap[CS8427_REG_CLOCKSOURCE] &= ~(CS8427_RUN | CS8427_RXDMASK);
  288. snd_cs8427_reg_write(cs8427, CS8427_REG_CLOCKSOURCE,
  289. chip->regmap[CS8427_REG_CLOCKSOURCE]);
  290. udelay(200);
  291. chip->regmap[CS8427_REG_CLOCKSOURCE] |= CS8427_RUN | CS8427_RXDILRCK;
  292. snd_cs8427_reg_write(cs8427, CS8427_REG_CLOCKSOURCE,
  293. chip->regmap[CS8427_REG_CLOCKSOURCE]);
  294. udelay(200);
  295. snd_i2c_unlock(cs8427->bus);
  296. end_time = jiffies + chip->reset_timeout;
  297. while (time_after_eq(end_time, jiffies)) {
  298. snd_i2c_lock(cs8427->bus);
  299. data = snd_cs8427_reg_read(cs8427, CS8427_REG_RECVERRORS);
  300. snd_i2c_unlock(cs8427->bus);
  301. if (!(data & CS8427_UNLOCK))
  302. break;
  303. schedule_timeout_uninterruptible(1);
  304. }
  305. snd_i2c_lock(cs8427->bus);
  306. chip->regmap[CS8427_REG_CLOCKSOURCE] &= ~CS8427_RXDMASK;
  307. if (aes3input)
  308. chip->regmap[CS8427_REG_CLOCKSOURCE] |= CS8427_RXDAES3INPUT;
  309. snd_cs8427_reg_write(cs8427, CS8427_REG_CLOCKSOURCE,
  310. chip->regmap[CS8427_REG_CLOCKSOURCE]);
  311. snd_i2c_unlock(cs8427->bus);
  312. }
  313. static int snd_cs8427_in_status_info(struct snd_kcontrol *kcontrol,
  314. struct snd_ctl_elem_info *uinfo)
  315. {
  316. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  317. uinfo->count = 1;
  318. uinfo->value.integer.min = 0;
  319. uinfo->value.integer.max = 255;
  320. return 0;
  321. }
  322. static int snd_cs8427_in_status_get(struct snd_kcontrol *kcontrol,
  323. struct snd_ctl_elem_value *ucontrol)
  324. {
  325. struct snd_i2c_device *device = snd_kcontrol_chip(kcontrol);
  326. int data;
  327. snd_i2c_lock(device->bus);
  328. data = snd_cs8427_reg_read(device, kcontrol->private_value);
  329. snd_i2c_unlock(device->bus);
  330. if (data < 0)
  331. return data;
  332. ucontrol->value.integer.value[0] = data;
  333. return 0;
  334. }
  335. static int snd_cs8427_qsubcode_info(struct snd_kcontrol *kcontrol,
  336. struct snd_ctl_elem_info *uinfo)
  337. {
  338. uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
  339. uinfo->count = 10;
  340. return 0;
  341. }
  342. static int snd_cs8427_qsubcode_get(struct snd_kcontrol *kcontrol,
  343. struct snd_ctl_elem_value *ucontrol)
  344. {
  345. struct snd_i2c_device *device = snd_kcontrol_chip(kcontrol);
  346. unsigned char reg = CS8427_REG_QSUBCODE;
  347. int err;
  348. snd_i2c_lock(device->bus);
  349. if ((err = snd_i2c_sendbytes(device, &reg, 1)) != 1) {
  350. snd_printk(KERN_ERR "unable to send register 0x%x byte "
  351. "to CS8427\n", reg);
  352. snd_i2c_unlock(device->bus);
  353. return err < 0 ? err : -EIO;
  354. }
  355. err = snd_i2c_readbytes(device, ucontrol->value.bytes.data, 10);
  356. if (err != 10) {
  357. snd_printk(KERN_ERR "unable to read Q-subcode bytes "
  358. "from CS8427\n");
  359. snd_i2c_unlock(device->bus);
  360. return err < 0 ? err : -EIO;
  361. }
  362. snd_i2c_unlock(device->bus);
  363. return 0;
  364. }
  365. static int snd_cs8427_spdif_info(struct snd_kcontrol *kcontrol,
  366. struct snd_ctl_elem_info *uinfo)
  367. {
  368. uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
  369. uinfo->count = 1;
  370. return 0;
  371. }
  372. static int snd_cs8427_spdif_get(struct snd_kcontrol *kcontrol,
  373. struct snd_ctl_elem_value *ucontrol)
  374. {
  375. struct snd_i2c_device *device = snd_kcontrol_chip(kcontrol);
  376. struct cs8427 *chip = device->private_data;
  377. snd_i2c_lock(device->bus);
  378. memcpy(ucontrol->value.iec958.status, chip->playback.def_status, 24);
  379. snd_i2c_unlock(device->bus);
  380. return 0;
  381. }
  382. static int snd_cs8427_spdif_put(struct snd_kcontrol *kcontrol,
  383. struct snd_ctl_elem_value *ucontrol)
  384. {
  385. struct snd_i2c_device *device = snd_kcontrol_chip(kcontrol);
  386. struct cs8427 *chip = device->private_data;
  387. unsigned char *status = kcontrol->private_value ?
  388. chip->playback.pcm_status : chip->playback.def_status;
  389. struct snd_pcm_runtime *runtime = chip->playback.substream ?
  390. chip->playback.substream->runtime : NULL;
  391. int err, change;
  392. snd_i2c_lock(device->bus);
  393. change = memcmp(ucontrol->value.iec958.status, status, 24) != 0;
  394. memcpy(status, ucontrol->value.iec958.status, 24);
  395. if (change && (kcontrol->private_value ?
  396. runtime != NULL : runtime == NULL)) {
  397. err = snd_cs8427_send_corudata(device, 0, status, 24);
  398. if (err < 0)
  399. change = err;
  400. }
  401. snd_i2c_unlock(device->bus);
  402. return change;
  403. }
  404. static int snd_cs8427_spdif_mask_info(struct snd_kcontrol *kcontrol,
  405. struct snd_ctl_elem_info *uinfo)
  406. {
  407. uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
  408. uinfo->count = 1;
  409. return 0;
  410. }
  411. static int snd_cs8427_spdif_mask_get(struct snd_kcontrol *kcontrol,
  412. struct snd_ctl_elem_value *ucontrol)
  413. {
  414. memset(ucontrol->value.iec958.status, 0xff, 24);
  415. return 0;
  416. }
  417. static struct snd_kcontrol_new snd_cs8427_iec958_controls[] = {
  418. {
  419. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  420. .info = snd_cs8427_in_status_info,
  421. .name = "IEC958 CS8427 Input Status",
  422. .access = (SNDRV_CTL_ELEM_ACCESS_READ |
  423. SNDRV_CTL_ELEM_ACCESS_VOLATILE),
  424. .get = snd_cs8427_in_status_get,
  425. .private_value = 15,
  426. },
  427. {
  428. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  429. .info = snd_cs8427_in_status_info,
  430. .name = "IEC958 CS8427 Error Status",
  431. .access = (SNDRV_CTL_ELEM_ACCESS_READ |
  432. SNDRV_CTL_ELEM_ACCESS_VOLATILE),
  433. .get = snd_cs8427_in_status_get,
  434. .private_value = 16,
  435. },
  436. {
  437. .access = SNDRV_CTL_ELEM_ACCESS_READ,
  438. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  439. .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,MASK),
  440. .info = snd_cs8427_spdif_mask_info,
  441. .get = snd_cs8427_spdif_mask_get,
  442. },
  443. {
  444. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  445. .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,DEFAULT),
  446. .info = snd_cs8427_spdif_info,
  447. .get = snd_cs8427_spdif_get,
  448. .put = snd_cs8427_spdif_put,
  449. .private_value = 0
  450. },
  451. {
  452. .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE |
  453. SNDRV_CTL_ELEM_ACCESS_INACTIVE),
  454. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  455. .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,PCM_STREAM),
  456. .info = snd_cs8427_spdif_info,
  457. .get = snd_cs8427_spdif_get,
  458. .put = snd_cs8427_spdif_put,
  459. .private_value = 1
  460. },
  461. {
  462. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  463. .info = snd_cs8427_qsubcode_info,
  464. .name = "IEC958 Q-subcode Capture Default",
  465. .access = (SNDRV_CTL_ELEM_ACCESS_READ |
  466. SNDRV_CTL_ELEM_ACCESS_VOLATILE),
  467. .get = snd_cs8427_qsubcode_get
  468. }};
  469. int snd_cs8427_iec958_build(struct snd_i2c_device *cs8427,
  470. struct snd_pcm_substream *play_substream,
  471. struct snd_pcm_substream *cap_substream)
  472. {
  473. struct cs8427 *chip = cs8427->private_data;
  474. struct snd_kcontrol *kctl;
  475. unsigned int idx;
  476. int err;
  477. if (snd_BUG_ON(!play_substream || !cap_substream))
  478. return -EINVAL;
  479. for (idx = 0; idx < ARRAY_SIZE(snd_cs8427_iec958_controls); idx++) {
  480. kctl = snd_ctl_new1(&snd_cs8427_iec958_controls[idx], cs8427);
  481. if (kctl == NULL)
  482. return -ENOMEM;
  483. kctl->id.device = play_substream->pcm->device;
  484. kctl->id.subdevice = play_substream->number;
  485. err = snd_ctl_add(cs8427->bus->card, kctl);
  486. if (err < 0)
  487. return err;
  488. if (! strcmp(kctl->id.name,
  489. SNDRV_CTL_NAME_IEC958("",PLAYBACK,PCM_STREAM)))
  490. chip->playback.pcm_ctl = kctl;
  491. }
  492. chip->playback.substream = play_substream;
  493. chip->capture.substream = cap_substream;
  494. if (snd_BUG_ON(!chip->playback.pcm_ctl))
  495. return -EIO;
  496. return 0;
  497. }
  498. EXPORT_SYMBOL(snd_cs8427_iec958_build);
  499. int snd_cs8427_iec958_active(struct snd_i2c_device *cs8427, int active)
  500. {
  501. struct cs8427 *chip;
  502. if (snd_BUG_ON(!cs8427))
  503. return -ENXIO;
  504. chip = cs8427->private_data;
  505. if (active)
  506. memcpy(chip->playback.pcm_status,
  507. chip->playback.def_status, 24);
  508. chip->playback.pcm_ctl->vd[0].access &= ~SNDRV_CTL_ELEM_ACCESS_INACTIVE;
  509. snd_ctl_notify(cs8427->bus->card,
  510. SNDRV_CTL_EVENT_MASK_VALUE | SNDRV_CTL_EVENT_MASK_INFO,
  511. &chip->playback.pcm_ctl->id);
  512. return 0;
  513. }
  514. EXPORT_SYMBOL(snd_cs8427_iec958_active);
  515. int snd_cs8427_iec958_pcm(struct snd_i2c_device *cs8427, unsigned int rate)
  516. {
  517. struct cs8427 *chip;
  518. char *status;
  519. int err, reset;
  520. if (snd_BUG_ON(!cs8427))
  521. return -ENXIO;
  522. chip = cs8427->private_data;
  523. status = chip->playback.pcm_status;
  524. snd_i2c_lock(cs8427->bus);
  525. if (status[0] & IEC958_AES0_PROFESSIONAL) {
  526. status[0] &= ~IEC958_AES0_PRO_FS;
  527. switch (rate) {
  528. case 32000: status[0] |= IEC958_AES0_PRO_FS_32000; break;
  529. case 44100: status[0] |= IEC958_AES0_PRO_FS_44100; break;
  530. case 48000: status[0] |= IEC958_AES0_PRO_FS_48000; break;
  531. default: status[0] |= IEC958_AES0_PRO_FS_NOTID; break;
  532. }
  533. } else {
  534. status[3] &= ~IEC958_AES3_CON_FS;
  535. switch (rate) {
  536. case 32000: status[3] |= IEC958_AES3_CON_FS_32000; break;
  537. case 44100: status[3] |= IEC958_AES3_CON_FS_44100; break;
  538. case 48000: status[3] |= IEC958_AES3_CON_FS_48000; break;
  539. }
  540. }
  541. err = snd_cs8427_send_corudata(cs8427, 0, status, 24);
  542. if (err > 0)
  543. snd_ctl_notify(cs8427->bus->card,
  544. SNDRV_CTL_EVENT_MASK_VALUE,
  545. &chip->playback.pcm_ctl->id);
  546. reset = chip->rate != rate;
  547. chip->rate = rate;
  548. snd_i2c_unlock(cs8427->bus);
  549. if (reset)
  550. snd_cs8427_reset(cs8427);
  551. return err < 0 ? err : 0;
  552. }
  553. EXPORT_SYMBOL(snd_cs8427_iec958_pcm);
  554. static int __init alsa_cs8427_module_init(void)
  555. {
  556. return 0;
  557. }
  558. static void __exit alsa_cs8427_module_exit(void)
  559. {
  560. }
  561. module_init(alsa_cs8427_module_init)
  562. module_exit(alsa_cs8427_module_exit)