rgmii.c 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339
  1. /*
  2. * drivers/net/ibm_newemac/rgmii.c
  3. *
  4. * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
  5. *
  6. * Copyright 2007 Benjamin Herrenschmidt, IBM Corp.
  7. * <benh@kernel.crashing.org>
  8. *
  9. * Based on the arch/ppc version of the driver:
  10. *
  11. * Copyright (c) 2004, 2005 Zultys Technologies.
  12. * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
  13. *
  14. * Based on original work by
  15. * Matt Porter <mporter@kernel.crashing.org>
  16. * Copyright 2004 MontaVista Software, Inc.
  17. *
  18. * This program is free software; you can redistribute it and/or modify it
  19. * under the terms of the GNU General Public License as published by the
  20. * Free Software Foundation; either version 2 of the License, or (at your
  21. * option) any later version.
  22. *
  23. */
  24. #include <linux/slab.h>
  25. #include <linux/kernel.h>
  26. #include <linux/ethtool.h>
  27. #include <asm/io.h>
  28. #include "emac.h"
  29. #include "debug.h"
  30. // XXX FIXME: Axon seems to support a subset of the RGMII, we
  31. // thus need to take that into account and possibly change some
  32. // of the bit settings below that don't seem to quite match the
  33. // AXON spec
  34. /* RGMIIx_FER */
  35. #define RGMII_FER_MASK(idx) (0x7 << ((idx) * 4))
  36. #define RGMII_FER_RTBI(idx) (0x4 << ((idx) * 4))
  37. #define RGMII_FER_RGMII(idx) (0x5 << ((idx) * 4))
  38. #define RGMII_FER_TBI(idx) (0x6 << ((idx) * 4))
  39. #define RGMII_FER_GMII(idx) (0x7 << ((idx) * 4))
  40. #define RGMII_FER_MII(idx) RGMII_FER_GMII(idx)
  41. /* RGMIIx_SSR */
  42. #define RGMII_SSR_MASK(idx) (0x7 << ((idx) * 8))
  43. #define RGMII_SSR_100(idx) (0x2 << ((idx) * 8))
  44. #define RGMII_SSR_1000(idx) (0x4 << ((idx) * 8))
  45. /* RGMII bridge supports only GMII/TBI and RGMII/RTBI PHYs */
  46. static inline int rgmii_valid_mode(int phy_mode)
  47. {
  48. return phy_mode == PHY_MODE_GMII ||
  49. phy_mode == PHY_MODE_MII ||
  50. phy_mode == PHY_MODE_RGMII ||
  51. phy_mode == PHY_MODE_TBI ||
  52. phy_mode == PHY_MODE_RTBI;
  53. }
  54. static inline const char *rgmii_mode_name(int mode)
  55. {
  56. switch (mode) {
  57. case PHY_MODE_RGMII:
  58. return "RGMII";
  59. case PHY_MODE_TBI:
  60. return "TBI";
  61. case PHY_MODE_GMII:
  62. return "GMII";
  63. case PHY_MODE_MII:
  64. return "MII";
  65. case PHY_MODE_RTBI:
  66. return "RTBI";
  67. default:
  68. BUG();
  69. }
  70. }
  71. static inline u32 rgmii_mode_mask(int mode, int input)
  72. {
  73. switch (mode) {
  74. case PHY_MODE_RGMII:
  75. return RGMII_FER_RGMII(input);
  76. case PHY_MODE_TBI:
  77. return RGMII_FER_TBI(input);
  78. case PHY_MODE_GMII:
  79. return RGMII_FER_GMII(input);
  80. case PHY_MODE_MII:
  81. return RGMII_FER_MII(input);
  82. case PHY_MODE_RTBI:
  83. return RGMII_FER_RTBI(input);
  84. default:
  85. BUG();
  86. }
  87. }
  88. int __devinit rgmii_attach(struct platform_device *ofdev, int input, int mode)
  89. {
  90. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  91. struct rgmii_regs __iomem *p = dev->base;
  92. RGMII_DBG(dev, "attach(%d)" NL, input);
  93. /* Check if we need to attach to a RGMII */
  94. if (input < 0 || !rgmii_valid_mode(mode)) {
  95. printk(KERN_ERR "%s: unsupported settings !\n",
  96. ofdev->dev.of_node->full_name);
  97. return -ENODEV;
  98. }
  99. mutex_lock(&dev->lock);
  100. /* Enable this input */
  101. out_be32(&p->fer, in_be32(&p->fer) | rgmii_mode_mask(mode, input));
  102. printk(KERN_NOTICE "%s: input %d in %s mode\n",
  103. ofdev->dev.of_node->full_name, input, rgmii_mode_name(mode));
  104. ++dev->users;
  105. mutex_unlock(&dev->lock);
  106. return 0;
  107. }
  108. void rgmii_set_speed(struct platform_device *ofdev, int input, int speed)
  109. {
  110. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  111. struct rgmii_regs __iomem *p = dev->base;
  112. u32 ssr;
  113. mutex_lock(&dev->lock);
  114. ssr = in_be32(&p->ssr) & ~RGMII_SSR_MASK(input);
  115. RGMII_DBG(dev, "speed(%d, %d)" NL, input, speed);
  116. if (speed == SPEED_1000)
  117. ssr |= RGMII_SSR_1000(input);
  118. else if (speed == SPEED_100)
  119. ssr |= RGMII_SSR_100(input);
  120. out_be32(&p->ssr, ssr);
  121. mutex_unlock(&dev->lock);
  122. }
  123. void rgmii_get_mdio(struct platform_device *ofdev, int input)
  124. {
  125. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  126. struct rgmii_regs __iomem *p = dev->base;
  127. u32 fer;
  128. RGMII_DBG2(dev, "get_mdio(%d)" NL, input);
  129. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  130. return;
  131. mutex_lock(&dev->lock);
  132. fer = in_be32(&p->fer);
  133. fer |= 0x00080000u >> input;
  134. out_be32(&p->fer, fer);
  135. (void)in_be32(&p->fer);
  136. DBG2(dev, " fer = 0x%08x\n", fer);
  137. }
  138. void rgmii_put_mdio(struct platform_device *ofdev, int input)
  139. {
  140. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  141. struct rgmii_regs __iomem *p = dev->base;
  142. u32 fer;
  143. RGMII_DBG2(dev, "put_mdio(%d)" NL, input);
  144. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  145. return;
  146. fer = in_be32(&p->fer);
  147. fer &= ~(0x00080000u >> input);
  148. out_be32(&p->fer, fer);
  149. (void)in_be32(&p->fer);
  150. DBG2(dev, " fer = 0x%08x\n", fer);
  151. mutex_unlock(&dev->lock);
  152. }
  153. void rgmii_detach(struct platform_device *ofdev, int input)
  154. {
  155. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  156. struct rgmii_regs __iomem *p;
  157. BUG_ON(!dev || dev->users == 0);
  158. p = dev->base;
  159. mutex_lock(&dev->lock);
  160. RGMII_DBG(dev, "detach(%d)" NL, input);
  161. /* Disable this input */
  162. out_be32(&p->fer, in_be32(&p->fer) & ~RGMII_FER_MASK(input));
  163. --dev->users;
  164. mutex_unlock(&dev->lock);
  165. }
  166. int rgmii_get_regs_len(struct platform_device *ofdev)
  167. {
  168. return sizeof(struct emac_ethtool_regs_subhdr) +
  169. sizeof(struct rgmii_regs);
  170. }
  171. void *rgmii_dump_regs(struct platform_device *ofdev, void *buf)
  172. {
  173. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  174. struct emac_ethtool_regs_subhdr *hdr = buf;
  175. struct rgmii_regs *regs = (struct rgmii_regs *)(hdr + 1);
  176. hdr->version = 0;
  177. hdr->index = 0; /* for now, are there chips with more than one
  178. * rgmii ? if yes, then we'll add a cell_index
  179. * like we do for emac
  180. */
  181. memcpy_fromio(regs, dev->base, sizeof(struct rgmii_regs));
  182. return regs + 1;
  183. }
  184. static int __devinit rgmii_probe(struct platform_device *ofdev)
  185. {
  186. struct device_node *np = ofdev->dev.of_node;
  187. struct rgmii_instance *dev;
  188. struct resource regs;
  189. int rc;
  190. rc = -ENOMEM;
  191. dev = kzalloc(sizeof(struct rgmii_instance), GFP_KERNEL);
  192. if (dev == NULL) {
  193. printk(KERN_ERR "%s: could not allocate RGMII device!\n",
  194. np->full_name);
  195. goto err_gone;
  196. }
  197. mutex_init(&dev->lock);
  198. dev->ofdev = ofdev;
  199. rc = -ENXIO;
  200. if (of_address_to_resource(np, 0, &regs)) {
  201. printk(KERN_ERR "%s: Can't get registers address\n",
  202. np->full_name);
  203. goto err_free;
  204. }
  205. rc = -ENOMEM;
  206. dev->base = (struct rgmii_regs __iomem *)ioremap(regs.start,
  207. sizeof(struct rgmii_regs));
  208. if (dev->base == NULL) {
  209. printk(KERN_ERR "%s: Can't map device registers!\n",
  210. np->full_name);
  211. goto err_free;
  212. }
  213. /* Check for RGMII flags */
  214. if (of_get_property(ofdev->dev.of_node, "has-mdio", NULL))
  215. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  216. /* CAB lacks the right properties, fix this up */
  217. if (of_device_is_compatible(ofdev->dev.of_node, "ibm,rgmii-axon"))
  218. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  219. DBG2(dev, " Boot FER = 0x%08x, SSR = 0x%08x\n",
  220. in_be32(&dev->base->fer), in_be32(&dev->base->ssr));
  221. /* Disable all inputs by default */
  222. out_be32(&dev->base->fer, 0);
  223. printk(KERN_INFO
  224. "RGMII %s initialized with%s MDIO support\n",
  225. ofdev->dev.of_node->full_name,
  226. (dev->flags & EMAC_RGMII_FLAG_HAS_MDIO) ? "" : "out");
  227. wmb();
  228. dev_set_drvdata(&ofdev->dev, dev);
  229. return 0;
  230. err_free:
  231. kfree(dev);
  232. err_gone:
  233. return rc;
  234. }
  235. static int __devexit rgmii_remove(struct platform_device *ofdev)
  236. {
  237. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  238. dev_set_drvdata(&ofdev->dev, NULL);
  239. WARN_ON(dev->users != 0);
  240. iounmap(dev->base);
  241. kfree(dev);
  242. return 0;
  243. }
  244. static struct of_device_id rgmii_match[] =
  245. {
  246. {
  247. .compatible = "ibm,rgmii",
  248. },
  249. {
  250. .type = "emac-rgmii",
  251. },
  252. {},
  253. };
  254. static struct platform_driver rgmii_driver = {
  255. .driver = {
  256. .name = "emac-rgmii",
  257. .owner = THIS_MODULE,
  258. .of_match_table = rgmii_match,
  259. },
  260. .probe = rgmii_probe,
  261. .remove = rgmii_remove,
  262. };
  263. int __init rgmii_init(void)
  264. {
  265. return platform_driver_register(&rgmii_driver);
  266. }
  267. void rgmii_exit(void)
  268. {
  269. platform_driver_unregister(&rgmii_driver);
  270. }