tda10021.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490
  1. /*
  2. TDA10021 - Single Chip Cable Channel Receiver driver module
  3. used on the Siemens DVB-C cards
  4. Copyright (C) 1999 Convergence Integrated Media GmbH <ralph@convergence.de>
  5. Copyright (C) 2004 Markus Schulz <msc@antzsystem.de>
  6. Support for TDA10021
  7. This program is free software; you can redistribute it and/or modify
  8. it under the terms of the GNU General Public License as published by
  9. the Free Software Foundation; either version 2 of the License, or
  10. (at your option) any later version.
  11. This program is distributed in the hope that it will be useful,
  12. but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. GNU General Public License for more details.
  15. You should have received a copy of the GNU General Public License
  16. along with this program; if not, write to the Free Software
  17. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  18. */
  19. #include <linux/delay.h>
  20. #include <linux/errno.h>
  21. #include <linux/init.h>
  22. #include <linux/kernel.h>
  23. #include <linux/module.h>
  24. #include <linux/string.h>
  25. #include <linux/slab.h>
  26. #include "dvb_frontend.h"
  27. #include "tda1002x.h"
  28. struct tda10021_state {
  29. struct i2c_adapter* i2c;
  30. /* configuration settings */
  31. const struct tda1002x_config* config;
  32. struct dvb_frontend frontend;
  33. u8 pwm;
  34. u8 reg0;
  35. };
  36. #if 0
  37. #define dprintk(x...) printk(x)
  38. #else
  39. #define dprintk(x...)
  40. #endif
  41. static int verbose;
  42. #define XIN 57840000UL
  43. #define FIN (XIN >> 4)
  44. static int tda10021_inittab_size = 0x40;
  45. static u8 tda10021_inittab[0x40]=
  46. {
  47. 0x73, 0x6a, 0x23, 0x0a, 0x02, 0x37, 0x77, 0x1a,
  48. 0x37, 0x6a, 0x17, 0x8a, 0x1e, 0x86, 0x43, 0x40,
  49. 0xb8, 0x3f, 0xa1, 0x00, 0xcd, 0x01, 0x00, 0xff,
  50. 0x11, 0x00, 0x7c, 0x31, 0x30, 0x20, 0x00, 0x00,
  51. 0x02, 0x00, 0x00, 0x7d, 0x00, 0x00, 0x00, 0x00,
  52. 0x07, 0x00, 0x33, 0x11, 0x0d, 0x95, 0x08, 0x58,
  53. 0x00, 0x00, 0x80, 0x00, 0x80, 0xff, 0x00, 0x00,
  54. 0x04, 0x2d, 0x2f, 0xff, 0x00, 0x00, 0x00, 0x00,
  55. };
  56. static int _tda10021_writereg (struct tda10021_state* state, u8 reg, u8 data)
  57. {
  58. u8 buf[] = { reg, data };
  59. struct i2c_msg msg = { .addr = state->config->demod_address, .flags = 0, .buf = buf, .len = 2 };
  60. int ret;
  61. ret = i2c_transfer (state->i2c, &msg, 1);
  62. if (ret != 1)
  63. printk("DVB: TDA10021(%d): %s, writereg error "
  64. "(reg == 0x%02x, val == 0x%02x, ret == %i)\n",
  65. state->frontend.dvb->num, __func__, reg, data, ret);
  66. msleep(10);
  67. return (ret != 1) ? -EREMOTEIO : 0;
  68. }
  69. static u8 tda10021_readreg (struct tda10021_state* state, u8 reg)
  70. {
  71. u8 b0 [] = { reg };
  72. u8 b1 [] = { 0 };
  73. struct i2c_msg msg [] = { { .addr = state->config->demod_address, .flags = 0, .buf = b0, .len = 1 },
  74. { .addr = state->config->demod_address, .flags = I2C_M_RD, .buf = b1, .len = 1 } };
  75. int ret;
  76. ret = i2c_transfer (state->i2c, msg, 2);
  77. // Don't print an error message if the id is read.
  78. if (ret != 2 && reg != 0x1a)
  79. printk("DVB: TDA10021: %s: readreg error (ret == %i)\n",
  80. __func__, ret);
  81. return b1[0];
  82. }
  83. //get access to tuner
  84. static int lock_tuner(struct tda10021_state* state)
  85. {
  86. u8 buf[2] = { 0x0f, tda10021_inittab[0x0f] | 0x80 };
  87. struct i2c_msg msg = {.addr=state->config->demod_address, .flags=0, .buf=buf, .len=2};
  88. if(i2c_transfer(state->i2c, &msg, 1) != 1)
  89. {
  90. printk("tda10021: lock tuner fails\n");
  91. return -EREMOTEIO;
  92. }
  93. return 0;
  94. }
  95. //release access from tuner
  96. static int unlock_tuner(struct tda10021_state* state)
  97. {
  98. u8 buf[2] = { 0x0f, tda10021_inittab[0x0f] & 0x7f };
  99. struct i2c_msg msg_post={.addr=state->config->demod_address, .flags=0, .buf=buf, .len=2};
  100. if(i2c_transfer(state->i2c, &msg_post, 1) != 1)
  101. {
  102. printk("tda10021: unlock tuner fails\n");
  103. return -EREMOTEIO;
  104. }
  105. return 0;
  106. }
  107. static int tda10021_setup_reg0 (struct tda10021_state* state, u8 reg0,
  108. fe_spectral_inversion_t inversion)
  109. {
  110. reg0 |= state->reg0 & 0x63;
  111. if ((INVERSION_ON == inversion) ^ (state->config->invert == 0))
  112. reg0 &= ~0x20;
  113. else
  114. reg0 |= 0x20;
  115. _tda10021_writereg (state, 0x00, reg0 & 0xfe);
  116. _tda10021_writereg (state, 0x00, reg0 | 0x01);
  117. state->reg0 = reg0;
  118. return 0;
  119. }
  120. static int tda10021_set_symbolrate (struct tda10021_state* state, u32 symbolrate)
  121. {
  122. s32 BDR;
  123. s32 BDRI;
  124. s16 SFIL=0;
  125. u16 NDEC = 0;
  126. u32 tmp, ratio;
  127. if (symbolrate > XIN/2)
  128. symbolrate = XIN/2;
  129. if (symbolrate < 500000)
  130. symbolrate = 500000;
  131. if (symbolrate < XIN/16) NDEC = 1;
  132. if (symbolrate < XIN/32) NDEC = 2;
  133. if (symbolrate < XIN/64) NDEC = 3;
  134. if (symbolrate < (u32)(XIN/12.3)) SFIL = 1;
  135. if (symbolrate < (u32)(XIN/16)) SFIL = 0;
  136. if (symbolrate < (u32)(XIN/24.6)) SFIL = 1;
  137. if (symbolrate < (u32)(XIN/32)) SFIL = 0;
  138. if (symbolrate < (u32)(XIN/49.2)) SFIL = 1;
  139. if (symbolrate < (u32)(XIN/64)) SFIL = 0;
  140. if (symbolrate < (u32)(XIN/98.4)) SFIL = 1;
  141. symbolrate <<= NDEC;
  142. ratio = (symbolrate << 4) / FIN;
  143. tmp = ((symbolrate << 4) % FIN) << 8;
  144. ratio = (ratio << 8) + tmp / FIN;
  145. tmp = (tmp % FIN) << 8;
  146. ratio = (ratio << 8) + DIV_ROUND_CLOSEST(tmp, FIN);
  147. BDR = ratio;
  148. BDRI = (((XIN << 5) / symbolrate) + 1) / 2;
  149. if (BDRI > 0xFF)
  150. BDRI = 0xFF;
  151. SFIL = (SFIL << 4) | tda10021_inittab[0x0E];
  152. NDEC = (NDEC << 6) | tda10021_inittab[0x03];
  153. _tda10021_writereg (state, 0x03, NDEC);
  154. _tda10021_writereg (state, 0x0a, BDR&0xff);
  155. _tda10021_writereg (state, 0x0b, (BDR>> 8)&0xff);
  156. _tda10021_writereg (state, 0x0c, (BDR>>16)&0x3f);
  157. _tda10021_writereg (state, 0x0d, BDRI);
  158. _tda10021_writereg (state, 0x0e, SFIL);
  159. return 0;
  160. }
  161. static int tda10021_init (struct dvb_frontend *fe)
  162. {
  163. struct tda10021_state* state = fe->demodulator_priv;
  164. int i;
  165. dprintk("DVB: TDA10021(%d): init chip\n", fe->adapter->num);
  166. //_tda10021_writereg (fe, 0, 0);
  167. for (i=0; i<tda10021_inittab_size; i++)
  168. _tda10021_writereg (state, i, tda10021_inittab[i]);
  169. _tda10021_writereg (state, 0x34, state->pwm);
  170. //Comment by markus
  171. //0x2A[3-0] == PDIV -> P multiplaying factor (P=PDIV+1)(default 0)
  172. //0x2A[4] == BYPPLL -> Power down mode (default 1)
  173. //0x2A[5] == LCK -> PLL Lock Flag
  174. //0x2A[6] == POLAXIN -> Polarity of the input reference clock (default 0)
  175. //Activate PLL
  176. _tda10021_writereg(state, 0x2a, tda10021_inittab[0x2a] & 0xef);
  177. return 0;
  178. }
  179. static int tda10021_set_parameters (struct dvb_frontend *fe,
  180. struct dvb_frontend_parameters *p)
  181. {
  182. struct tda10021_state* state = fe->demodulator_priv;
  183. //table for QAM4-QAM256 ready QAM4 QAM16 QAM32 QAM64 QAM128 QAM256
  184. //CONF
  185. static const u8 reg0x00 [] = { 0x14, 0x00, 0x04, 0x08, 0x0c, 0x10 };
  186. //AGCREF value
  187. static const u8 reg0x01 [] = { 0x78, 0x8c, 0x8c, 0x6a, 0x78, 0x5c };
  188. //LTHR value
  189. static const u8 reg0x05 [] = { 0x78, 0x87, 0x64, 0x46, 0x36, 0x26 };
  190. //MSETH
  191. static const u8 reg0x08 [] = { 0x8c, 0xa2, 0x74, 0x43, 0x34, 0x23 };
  192. //AREF
  193. static const u8 reg0x09 [] = { 0x96, 0x91, 0x96, 0x6a, 0x7e, 0x6b };
  194. int qam = p->u.qam.modulation;
  195. if (qam < 0 || qam > 5)
  196. return -EINVAL;
  197. if (p->inversion != INVERSION_ON && p->inversion != INVERSION_OFF)
  198. return -EINVAL;
  199. //printk("tda10021: set frequency to %d qam=%d symrate=%d\n", p->frequency,qam,p->u.qam.symbol_rate);
  200. if (fe->ops.tuner_ops.set_params) {
  201. fe->ops.tuner_ops.set_params(fe, p);
  202. if (fe->ops.i2c_gate_ctrl) fe->ops.i2c_gate_ctrl(fe, 0);
  203. }
  204. tda10021_set_symbolrate (state, p->u.qam.symbol_rate);
  205. _tda10021_writereg (state, 0x34, state->pwm);
  206. _tda10021_writereg (state, 0x01, reg0x01[qam]);
  207. _tda10021_writereg (state, 0x05, reg0x05[qam]);
  208. _tda10021_writereg (state, 0x08, reg0x08[qam]);
  209. _tda10021_writereg (state, 0x09, reg0x09[qam]);
  210. tda10021_setup_reg0 (state, reg0x00[qam], p->inversion);
  211. return 0;
  212. }
  213. static int tda10021_read_status(struct dvb_frontend* fe, fe_status_t* status)
  214. {
  215. struct tda10021_state* state = fe->demodulator_priv;
  216. int sync;
  217. *status = 0;
  218. //0x11[0] == EQALGO -> Equalizer algorithms state
  219. //0x11[1] == CARLOCK -> Carrier locked
  220. //0x11[2] == FSYNC -> Frame synchronisation
  221. //0x11[3] == FEL -> Front End locked
  222. //0x11[6] == NODVB -> DVB Mode Information
  223. sync = tda10021_readreg (state, 0x11);
  224. if (sync & 2)
  225. *status |= FE_HAS_SIGNAL|FE_HAS_CARRIER;
  226. if (sync & 4)
  227. *status |= FE_HAS_SYNC|FE_HAS_VITERBI;
  228. if (sync & 8)
  229. *status |= FE_HAS_LOCK;
  230. return 0;
  231. }
  232. static int tda10021_read_ber(struct dvb_frontend* fe, u32* ber)
  233. {
  234. struct tda10021_state* state = fe->demodulator_priv;
  235. u32 _ber = tda10021_readreg(state, 0x14) |
  236. (tda10021_readreg(state, 0x15) << 8) |
  237. ((tda10021_readreg(state, 0x16) & 0x0f) << 16);
  238. _tda10021_writereg(state, 0x10, (tda10021_readreg(state, 0x10) & ~0xc0)
  239. | (tda10021_inittab[0x10] & 0xc0));
  240. *ber = 10 * _ber;
  241. return 0;
  242. }
  243. static int tda10021_read_signal_strength(struct dvb_frontend* fe, u16* strength)
  244. {
  245. struct tda10021_state* state = fe->demodulator_priv;
  246. u8 config = tda10021_readreg(state, 0x02);
  247. u8 gain = tda10021_readreg(state, 0x17);
  248. if (config & 0x02)
  249. /* the agc value is inverted */
  250. gain = ~gain;
  251. *strength = (gain << 8) | gain;
  252. return 0;
  253. }
  254. static int tda10021_read_snr(struct dvb_frontend* fe, u16* snr)
  255. {
  256. struct tda10021_state* state = fe->demodulator_priv;
  257. u8 quality = ~tda10021_readreg(state, 0x18);
  258. *snr = (quality << 8) | quality;
  259. return 0;
  260. }
  261. static int tda10021_read_ucblocks(struct dvb_frontend* fe, u32* ucblocks)
  262. {
  263. struct tda10021_state* state = fe->demodulator_priv;
  264. *ucblocks = tda10021_readreg (state, 0x13) & 0x7f;
  265. if (*ucblocks == 0x7f)
  266. *ucblocks = 0xffffffff;
  267. /* reset uncorrected block counter */
  268. _tda10021_writereg (state, 0x10, tda10021_inittab[0x10] & 0xdf);
  269. _tda10021_writereg (state, 0x10, tda10021_inittab[0x10]);
  270. return 0;
  271. }
  272. static int tda10021_get_frontend(struct dvb_frontend* fe, struct dvb_frontend_parameters *p)
  273. {
  274. struct tda10021_state* state = fe->demodulator_priv;
  275. int sync;
  276. s8 afc = 0;
  277. sync = tda10021_readreg(state, 0x11);
  278. afc = tda10021_readreg(state, 0x19);
  279. if (verbose) {
  280. /* AFC only valid when carrier has been recovered */
  281. printk(sync & 2 ? "DVB: TDA10021(%d): AFC (%d) %dHz\n" :
  282. "DVB: TDA10021(%d): [AFC (%d) %dHz]\n",
  283. state->frontend.dvb->num, afc,
  284. -((s32)p->u.qam.symbol_rate * afc) >> 10);
  285. }
  286. p->inversion = ((state->reg0 & 0x20) == 0x20) ^ (state->config->invert != 0) ? INVERSION_ON : INVERSION_OFF;
  287. p->u.qam.modulation = ((state->reg0 >> 2) & 7) + QAM_16;
  288. p->u.qam.fec_inner = FEC_NONE;
  289. p->frequency = ((p->frequency + 31250) / 62500) * 62500;
  290. if (sync & 2)
  291. p->frequency -= ((s32)p->u.qam.symbol_rate * afc) >> 10;
  292. return 0;
  293. }
  294. static int tda10021_i2c_gate_ctrl(struct dvb_frontend* fe, int enable)
  295. {
  296. struct tda10021_state* state = fe->demodulator_priv;
  297. if (enable) {
  298. lock_tuner(state);
  299. } else {
  300. unlock_tuner(state);
  301. }
  302. return 0;
  303. }
  304. static int tda10021_sleep(struct dvb_frontend* fe)
  305. {
  306. struct tda10021_state* state = fe->demodulator_priv;
  307. _tda10021_writereg (state, 0x1b, 0x02); /* pdown ADC */
  308. _tda10021_writereg (state, 0x00, 0x80); /* standby */
  309. return 0;
  310. }
  311. static void tda10021_release(struct dvb_frontend* fe)
  312. {
  313. struct tda10021_state* state = fe->demodulator_priv;
  314. kfree(state);
  315. }
  316. static struct dvb_frontend_ops tda10021_ops;
  317. struct dvb_frontend* tda10021_attach(const struct tda1002x_config* config,
  318. struct i2c_adapter* i2c,
  319. u8 pwm)
  320. {
  321. struct tda10021_state* state = NULL;
  322. u8 id;
  323. /* allocate memory for the internal state */
  324. state = kzalloc(sizeof(struct tda10021_state), GFP_KERNEL);
  325. if (state == NULL) goto error;
  326. /* setup the state */
  327. state->config = config;
  328. state->i2c = i2c;
  329. state->pwm = pwm;
  330. state->reg0 = tda10021_inittab[0];
  331. /* check if the demod is there */
  332. id = tda10021_readreg(state, 0x1a);
  333. if ((id & 0xf0) != 0x70) goto error;
  334. /* Don't claim TDA10023 */
  335. if (id == 0x7d)
  336. goto error;
  337. printk("TDA10021: i2c-addr = 0x%02x, id = 0x%02x\n",
  338. state->config->demod_address, id);
  339. /* create dvb_frontend */
  340. memcpy(&state->frontend.ops, &tda10021_ops, sizeof(struct dvb_frontend_ops));
  341. state->frontend.demodulator_priv = state;
  342. return &state->frontend;
  343. error:
  344. kfree(state);
  345. return NULL;
  346. }
  347. static struct dvb_frontend_ops tda10021_ops = {
  348. .info = {
  349. .name = "Philips TDA10021 DVB-C",
  350. .type = FE_QAM,
  351. .frequency_stepsize = 62500,
  352. .frequency_min = 47000000,
  353. .frequency_max = 862000000,
  354. .symbol_rate_min = (XIN/2)/64, /* SACLK/64 == (XIN/2)/64 */
  355. .symbol_rate_max = (XIN/2)/4, /* SACLK/4 */
  356. #if 0
  357. .frequency_tolerance = ???,
  358. .symbol_rate_tolerance = ???, /* ppm */ /* == 8% (spec p. 5) */
  359. #endif
  360. .caps = 0x400 | //FE_CAN_QAM_4
  361. FE_CAN_QAM_16 | FE_CAN_QAM_32 | FE_CAN_QAM_64 |
  362. FE_CAN_QAM_128 | FE_CAN_QAM_256 |
  363. FE_CAN_FEC_AUTO
  364. },
  365. .release = tda10021_release,
  366. .init = tda10021_init,
  367. .sleep = tda10021_sleep,
  368. .i2c_gate_ctrl = tda10021_i2c_gate_ctrl,
  369. .set_frontend = tda10021_set_parameters,
  370. .get_frontend = tda10021_get_frontend,
  371. .read_status = tda10021_read_status,
  372. .read_ber = tda10021_read_ber,
  373. .read_signal_strength = tda10021_read_signal_strength,
  374. .read_snr = tda10021_read_snr,
  375. .read_ucblocks = tda10021_read_ucblocks,
  376. };
  377. module_param(verbose, int, 0644);
  378. MODULE_PARM_DESC(verbose, "print AFC offset after tuning for debugging the PWM setting");
  379. MODULE_DESCRIPTION("Philips TDA10021 DVB-C demodulator driver");
  380. MODULE_AUTHOR("Ralph Metzler, Holger Waechtler, Markus Schulz");
  381. MODULE_LICENSE("GPL");
  382. EXPORT_SYMBOL(tda10021_attach);