mb86a16_priv.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152
  1. /*
  2. Fujitsu MB86A16 DVB-S/DSS DC Receiver driver
  3. Copyright (C) Manu Abraham (abraham.manu@gmail.com)
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. */
  16. #ifndef __MB86A16_PRIV_H
  17. #define __MB86A16_PRIV_H
  18. #define MB86A16_TSOUT 0x00
  19. #define MB86A16_TSOUT_HIZSEL (0x01 << 5)
  20. #define MB86A16_TSOUT_HIZCNTI (0x01 << 4)
  21. #define MB86A16_TSOUT_MODE (0x01 << 3)
  22. #define MB86A16_TSOUT_ORDER (0x01 << 2)
  23. #define MB86A16_TSOUT_ERROR (0x01 << 1)
  24. #define Mb86A16_TSOUT_EDGE (0x01 << 0)
  25. #define MB86A16_FEC 0x01
  26. #define MB86A16_FEC_FSYNC (0x01 << 5)
  27. #define MB86A16_FEC_PCKB8 (0x01 << 4)
  28. #define MB86A16_FEC_DVDS (0x01 << 3)
  29. #define MB86A16_FEC_EREN (0x01 << 2)
  30. #define Mb86A16_FEC_RSEN (0x01 << 1)
  31. #define MB86A16_FEC_DIEN (0x01 << 0)
  32. #define MB86A16_AGC 0x02
  33. #define MB86A16_AGC_AGMD (0x01 << 6)
  34. #define MB86A16_AGC_AGCW (0x0f << 2)
  35. #define MB86A16_AGC_AGCP (0x01 << 1)
  36. #define MB86A16_AGC_AGCR (0x01 << 0)
  37. #define MB86A16_SRATE1 0x03
  38. #define MB86A16_SRATE1_DECI (0x07 << 2)
  39. #define MB86A16_SRATE1_CSEL (0x01 << 1)
  40. #define MB86A16_SRATE1_RSEL (0x01 << 0)
  41. #define MB86A16_SRATE2 0x04
  42. #define MB86A16_SRATE2_STOFSL (0xff << 0)
  43. #define MB86A16_SRATE3 0x05
  44. #define MB86A16_SRATE2_STOFSH (0xff << 0)
  45. #define MB86A16_VITERBI 0x06
  46. #define MB86A16_FRAMESYNC 0x07
  47. #define MB86A16_CRLFILTCOEF1 0x08
  48. #define MB86A16_CRLFILTCOEF2 0x09
  49. #define MB86A16_STRFILTCOEF1 0x0a
  50. #define MB86A16_STRFILTCOEF2 0x0b
  51. #define MB86A16_RESET 0x0c
  52. #define MB86A16_STATUS 0x0d
  53. #define MB86A16_AFCML 0x0e
  54. #define MB86A16_AFCMH 0x0f
  55. #define MB86A16_BERMON 0x10
  56. #define MB86A16_BERTAB 0x11
  57. #define MB86A16_BERLSB 0x12
  58. #define MB86A16_BERMID 0x13
  59. #define MB86A16_BERMSB 0x14
  60. #define MB86A16_AGCM 0x15
  61. #define MB86A16_DCC1 0x16
  62. #define MB86A16_DCC1_DISTA (0x01 << 7)
  63. #define MB86A16_DCC1_PRTY (0x01 << 6)
  64. #define MB86A16_DCC1_CTOE (0x01 << 5)
  65. #define MB86A16_DCC1_TBEN (0x01 << 4)
  66. #define MB86A16_DCC1_TBO (0x01 << 3)
  67. #define MB86A16_DCC1_NUM (0x07 << 0)
  68. #define MB86A16_DCC2 0x17
  69. #define MB86A16_DCC2_DCBST (0x01 << 0)
  70. #define MB86A16_DCC3 0x18
  71. #define MB86A16_DCC3_CODE0 (0xff << 0)
  72. #define MB86A16_DCC4 0x19
  73. #define MB86A16_DCC4_CODE1 (0xff << 0)
  74. #define MB86A16_DCC5 0x1a
  75. #define MB86A16_DCC5_CODE2 (0xff << 0)
  76. #define MB86A16_DCC6 0x1b
  77. #define MB86A16_DCC6_CODE3 (0xff << 0)
  78. #define MB86A16_DCC7 0x1c
  79. #define MB86A16_DCC7_CODE4 (0xff << 0)
  80. #define MB86A16_DCC8 0x1d
  81. #define MB86A16_DCC8_CODE5 (0xff << 0)
  82. #define MB86A16_DCCOUT 0x1e
  83. #define MB86A16_DCCOUT_DISEN (0x01 << 0)
  84. #define MB86A16_TONEOUT1 0x1f
  85. #define MB86A16_TONE_TDIVL (0xff << 0)
  86. #define MB86A16_TONEOUT2 0x20
  87. #define MB86A16_TONE_TMD (0x03 << 2)
  88. #define MB86A16_TONE_TDIVH (0x03 << 0)
  89. #define MB86A16_FREQ1 0x21
  90. #define MB86A16_FREQ2 0x22
  91. #define MB86A16_FREQ3 0x23
  92. #define MB86A16_FREQ4 0x24
  93. #define MB86A16_FREQSET 0x25
  94. #define MB86A16_CNM 0x26
  95. #define MB86A16_PORT0 0x27
  96. #define MB86A16_PORT1 0x28
  97. #define MB86A16_DRCFILT 0x29
  98. #define MB86A16_AFC 0x2a
  99. #define MB86A16_AFCEXL 0x2b
  100. #define MB86A16_AFCEXH 0x2c
  101. #define MB86A16_DAGC 0x2d
  102. #define MB86A16_SEQMODE 0x32
  103. #define MB86A16_S0S1T 0x33
  104. #define MB86A16_S2S3T 0x34
  105. #define MB86A16_S4S5T 0x35
  106. #define MB86A16_CNTMR 0x36
  107. #define MB86A16_SIG1 0x37
  108. #define MB86A16_SIG2 0x38
  109. #define MB86A16_VIMAG 0x39
  110. #define MB86A16_VISET1 0x3a
  111. #define MB86A16_VISET2 0x3b
  112. #define MB86A16_VISET3 0x3c
  113. #define MB86A16_FAGCS1 0x3d
  114. #define MB86A16_FAGCS2 0x3e
  115. #define MB86A16_FAGCS3 0x3f
  116. #define MB86A16_FAGCS4 0x40
  117. #define MB86A16_FAGCS5 0x41
  118. #define MB86A16_FAGCS6 0x42
  119. #define MB86A16_CRM 0x43
  120. #define MB86A16_STRM 0x44
  121. #define MB86A16_DAGCML 0x45
  122. #define MB86A16_DAGCMH 0x46
  123. #define MB86A16_QPSKTST 0x49
  124. #define MB86A16_DISTMON 0x52
  125. #define MB86A16_VERSION 0x7f
  126. #endif /* __MB86A16_PRIV_H */