Kconfig 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294
  1. #
  2. # EDAC Kconfig
  3. # Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com
  4. # Licensed and distributed under the GPL
  5. #
  6. menuconfig EDAC
  7. bool "EDAC (Error Detection And Correction) reporting"
  8. depends on HAS_IOMEM
  9. depends on X86 || PPC || TILE
  10. help
  11. EDAC is designed to report errors in the core system.
  12. These are low-level errors that are reported in the CPU or
  13. supporting chipset or other subsystems:
  14. memory errors, cache errors, PCI errors, thermal throttling, etc..
  15. If unsure, select 'Y'.
  16. If this code is reporting problems on your system, please
  17. see the EDAC project web pages for more information at:
  18. <http://bluesmoke.sourceforge.net/>
  19. and:
  20. <http://buttersideup.com/edacwiki>
  21. There is also a mailing list for the EDAC project, which can
  22. be found via the sourceforge page.
  23. if EDAC
  24. comment "Reporting subsystems"
  25. config EDAC_DEBUG
  26. bool "Debugging"
  27. help
  28. This turns on debugging information for the entire EDAC
  29. sub-system. You can insert module with "debug_level=x", current
  30. there're four debug levels (x=0,1,2,3 from low to high).
  31. Usually you should select 'N'.
  32. config EDAC_DECODE_MCE
  33. tristate "Decode MCEs in human-readable form (only on AMD for now)"
  34. depends on CPU_SUP_AMD && X86_MCE
  35. default y
  36. ---help---
  37. Enable this option if you want to decode Machine Check Exceptions
  38. occurring on your machine in human-readable form.
  39. You should definitely say Y here in case you want to decode MCEs
  40. which occur really early upon boot, before the module infrastructure
  41. has been initialized.
  42. config EDAC_MCE_INJ
  43. tristate "Simple MCE injection interface over /sysfs"
  44. depends on EDAC_DECODE_MCE
  45. default n
  46. help
  47. This is a simple interface to inject MCEs over /sysfs and test
  48. the MCE decoding code in EDAC.
  49. This is currently AMD-only.
  50. config EDAC_MM_EDAC
  51. tristate "Main Memory EDAC (Error Detection And Correction) reporting"
  52. help
  53. Some systems are able to detect and correct errors in main
  54. memory. EDAC can report statistics on memory error
  55. detection and correction (EDAC - or commonly referred to ECC
  56. errors). EDAC will also try to decode where these errors
  57. occurred so that a particular failing memory module can be
  58. replaced. If unsure, select 'Y'.
  59. config EDAC_MCE
  60. bool
  61. config EDAC_AMD64
  62. tristate "AMD64 (Opteron, Athlon64) K8, F10h"
  63. depends on EDAC_MM_EDAC && AMD_NB && X86_64 && EDAC_DECODE_MCE
  64. help
  65. Support for error detection and correction of DRAM ECC errors on
  66. the AMD64 families of memory controllers (K8 and F10h)
  67. config EDAC_AMD64_ERROR_INJECTION
  68. bool "Sysfs HW Error injection facilities"
  69. depends on EDAC_AMD64
  70. help
  71. Recent Opterons (Family 10h and later) provide for Memory Error
  72. Injection into the ECC detection circuits. The amd64_edac module
  73. allows the operator/user to inject Uncorrectable and Correctable
  74. errors into DRAM.
  75. When enabled, in each of the respective memory controller directories
  76. (/sys/devices/system/edac/mc/mcX), there are 3 input files:
  77. - inject_section (0..3, 16-byte section of 64-byte cacheline),
  78. - inject_word (0..8, 16-bit word of 16-byte section),
  79. - inject_ecc_vector (hex ecc vector: select bits of inject word)
  80. In addition, there are two control files, inject_read and inject_write,
  81. which trigger the DRAM ECC Read and Write respectively.
  82. config EDAC_AMD76X
  83. tristate "AMD 76x (760, 762, 768)"
  84. depends on EDAC_MM_EDAC && PCI && X86_32
  85. help
  86. Support for error detection and correction on the AMD 76x
  87. series of chipsets used with the Athlon processor.
  88. config EDAC_E7XXX
  89. tristate "Intel e7xxx (e7205, e7500, e7501, e7505)"
  90. depends on EDAC_MM_EDAC && PCI && X86_32
  91. help
  92. Support for error detection and correction on the Intel
  93. E7205, E7500, E7501 and E7505 server chipsets.
  94. config EDAC_E752X
  95. tristate "Intel e752x (e7520, e7525, e7320) and 3100"
  96. depends on EDAC_MM_EDAC && PCI && X86 && HOTPLUG
  97. help
  98. Support for error detection and correction on the Intel
  99. E7520, E7525, E7320 server chipsets.
  100. config EDAC_I82443BXGX
  101. tristate "Intel 82443BX/GX (440BX/GX)"
  102. depends on EDAC_MM_EDAC && PCI && X86_32
  103. depends on BROKEN
  104. help
  105. Support for error detection and correction on the Intel
  106. 82443BX/GX memory controllers (440BX/GX chipsets).
  107. config EDAC_I82875P
  108. tristate "Intel 82875p (D82875P, E7210)"
  109. depends on EDAC_MM_EDAC && PCI && X86_32
  110. help
  111. Support for error detection and correction on the Intel
  112. DP82785P and E7210 server chipsets.
  113. config EDAC_I82975X
  114. tristate "Intel 82975x (D82975x)"
  115. depends on EDAC_MM_EDAC && PCI && X86
  116. help
  117. Support for error detection and correction on the Intel
  118. DP82975x server chipsets.
  119. config EDAC_I3000
  120. tristate "Intel 3000/3010"
  121. depends on EDAC_MM_EDAC && PCI && X86
  122. help
  123. Support for error detection and correction on the Intel
  124. 3000 and 3010 server chipsets.
  125. config EDAC_I3200
  126. tristate "Intel 3200"
  127. depends on EDAC_MM_EDAC && PCI && X86 && EXPERIMENTAL
  128. help
  129. Support for error detection and correction on the Intel
  130. 3200 and 3210 server chipsets.
  131. config EDAC_X38
  132. tristate "Intel X38"
  133. depends on EDAC_MM_EDAC && PCI && X86
  134. help
  135. Support for error detection and correction on the Intel
  136. X38 server chipsets.
  137. config EDAC_I5400
  138. tristate "Intel 5400 (Seaburg) chipsets"
  139. depends on EDAC_MM_EDAC && PCI && X86
  140. help
  141. Support for error detection and correction the Intel
  142. i5400 MCH chipset (Seaburg).
  143. config EDAC_I7CORE
  144. tristate "Intel i7 Core (Nehalem) processors"
  145. depends on EDAC_MM_EDAC && PCI && X86
  146. select EDAC_MCE
  147. help
  148. Support for error detection and correction the Intel
  149. i7 Core (Nehalem) Integrated Memory Controller that exists on
  150. newer processors like i7 Core, i7 Core Extreme, Xeon 35xx
  151. and Xeon 55xx processors.
  152. config EDAC_I82860
  153. tristate "Intel 82860"
  154. depends on EDAC_MM_EDAC && PCI && X86_32
  155. help
  156. Support for error detection and correction on the Intel
  157. 82860 chipset.
  158. config EDAC_R82600
  159. tristate "Radisys 82600 embedded chipset"
  160. depends on EDAC_MM_EDAC && PCI && X86_32
  161. help
  162. Support for error detection and correction on the Radisys
  163. 82600 embedded chipset.
  164. config EDAC_I5000
  165. tristate "Intel Greencreek/Blackford chipset"
  166. depends on EDAC_MM_EDAC && X86 && PCI
  167. help
  168. Support for error detection and correction the Intel
  169. Greekcreek/Blackford chipsets.
  170. config EDAC_I5100
  171. tristate "Intel San Clemente MCH"
  172. depends on EDAC_MM_EDAC && X86 && PCI
  173. help
  174. Support for error detection and correction the Intel
  175. San Clemente MCH.
  176. config EDAC_I7300
  177. tristate "Intel Clarksboro MCH"
  178. depends on EDAC_MM_EDAC && X86 && PCI
  179. help
  180. Support for error detection and correction the Intel
  181. Clarksboro MCH (Intel 7300 chipset).
  182. config EDAC_MPC85XX
  183. tristate "Freescale MPC83xx / MPC85xx"
  184. depends on EDAC_MM_EDAC && FSL_SOC && (PPC_83xx || PPC_85xx)
  185. help
  186. Support for error detection and correction on the Freescale
  187. MPC8349, MPC8560, MPC8540, MPC8548
  188. config EDAC_MV64X60
  189. tristate "Marvell MV64x60"
  190. depends on EDAC_MM_EDAC && MV64X60
  191. help
  192. Support for error detection and correction on the Marvell
  193. MV64360 and MV64460 chipsets.
  194. config EDAC_PASEMI
  195. tristate "PA Semi PWRficient"
  196. depends on EDAC_MM_EDAC && PCI
  197. depends on PPC_PASEMI
  198. help
  199. Support for error detection and correction on PA Semi
  200. PWRficient.
  201. config EDAC_CELL
  202. tristate "Cell Broadband Engine memory controller"
  203. depends on EDAC_MM_EDAC && PPC_CELL_COMMON
  204. help
  205. Support for error detection and correction on the
  206. Cell Broadband Engine internal memory controller
  207. on platform without a hypervisor
  208. config EDAC_PPC4XX
  209. tristate "PPC4xx IBM DDR2 Memory Controller"
  210. depends on EDAC_MM_EDAC && 4xx
  211. help
  212. This enables support for EDAC on the ECC memory used
  213. with the IBM DDR2 memory controller found in various
  214. PowerPC 4xx embedded processors such as the 405EX[r],
  215. 440SP, 440SPe, 460EX, 460GT and 460SX.
  216. config EDAC_AMD8131
  217. tristate "AMD8131 HyperTransport PCI-X Tunnel"
  218. depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
  219. help
  220. Support for error detection and correction on the
  221. AMD8131 HyperTransport PCI-X Tunnel chip.
  222. Note, add more Kconfig dependency if it's adopted
  223. on some machine other than Maple.
  224. config EDAC_AMD8111
  225. tristate "AMD8111 HyperTransport I/O Hub"
  226. depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
  227. help
  228. Support for error detection and correction on the
  229. AMD8111 HyperTransport I/O Hub chip.
  230. Note, add more Kconfig dependency if it's adopted
  231. on some machine other than Maple.
  232. config EDAC_CPC925
  233. tristate "IBM CPC925 Memory Controller (PPC970FX)"
  234. depends on EDAC_MM_EDAC && PPC64
  235. help
  236. Support for error detection and correction on the
  237. IBM CPC925 Bridge and Memory Controller, which is
  238. a companion chip to the PowerPC 970 family of
  239. processors.
  240. config EDAC_TILE
  241. tristate "Tilera Memory Controller"
  242. depends on EDAC_MM_EDAC && TILE
  243. default y
  244. help
  245. Support for error detection and correction on the
  246. Tilera memory controller.
  247. endif # EDAC