Kconfig.cpu 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511
  1. # Put here option for CPU selection and depending optimization
  2. choice
  3. prompt "Processor family"
  4. default M686 if X86_32
  5. default GENERIC_CPU if X86_64
  6. config M386
  7. bool "386"
  8. depends on X86_32 && !UML
  9. ---help---
  10. This is the processor type of your CPU. This information is used for
  11. optimizing purposes. In order to compile a kernel that can run on
  12. all x86 CPU types (albeit not optimally fast), you can specify
  13. "386" here.
  14. The kernel will not necessarily run on earlier architectures than
  15. the one you have chosen, e.g. a Pentium optimized kernel will run on
  16. a PPro, but not necessarily on a i486.
  17. Here are the settings recommended for greatest speed:
  18. - "386" for the AMD/Cyrix/Intel 386DX/DXL/SL/SLC/SX, Cyrix/TI
  19. 486DLC/DLC2, and UMC 486SX-S. Only "386" kernels will run on a 386
  20. class machine.
  21. - "486" for the AMD/Cyrix/IBM/Intel 486DX/DX2/DX4 or
  22. SL/SLC/SLC2/SLC3/SX/SX2 and UMC U5D or U5S.
  23. - "586" for generic Pentium CPUs lacking the TSC
  24. (time stamp counter) register.
  25. - "Pentium-Classic" for the Intel Pentium.
  26. - "Pentium-MMX" for the Intel Pentium MMX.
  27. - "Pentium-Pro" for the Intel Pentium Pro.
  28. - "Pentium-II" for the Intel Pentium II or pre-Coppermine Celeron.
  29. - "Pentium-III" for the Intel Pentium III or Coppermine Celeron.
  30. - "Pentium-4" for the Intel Pentium 4 or P4-based Celeron.
  31. - "K6" for the AMD K6, K6-II and K6-III (aka K6-3D).
  32. - "Athlon" for the AMD K7 family (Athlon/Duron/Thunderbird).
  33. - "Crusoe" for the Transmeta Crusoe series.
  34. - "Efficeon" for the Transmeta Efficeon series.
  35. - "Winchip-C6" for original IDT Winchip.
  36. - "Winchip-2" for IDT Winchips with 3dNow! capabilities.
  37. - "GeodeGX1" for Geode GX1 (Cyrix MediaGX).
  38. - "Geode GX/LX" For AMD Geode GX and LX processors.
  39. - "CyrixIII/VIA C3" for VIA Cyrix III or VIA C3.
  40. - "VIA C3-2" for VIA C3-2 "Nehemiah" (model 9 and above).
  41. - "VIA C7" for VIA C7.
  42. If you don't know what to do, choose "386".
  43. config M486
  44. bool "486"
  45. depends on X86_32
  46. ---help---
  47. Select this for a 486 series processor, either Intel or one of the
  48. compatible processors from AMD, Cyrix, IBM, or Intel. Includes DX,
  49. DX2, and DX4 variants; also SL/SLC/SLC2/SLC3/SX/SX2 and UMC U5D or
  50. U5S.
  51. config M586
  52. bool "586/K5/5x86/6x86/6x86MX"
  53. depends on X86_32
  54. ---help---
  55. Select this for an 586 or 686 series processor such as the AMD K5,
  56. the Cyrix 5x86, 6x86 and 6x86MX. This choice does not
  57. assume the RDTSC (Read Time Stamp Counter) instruction.
  58. config M586TSC
  59. bool "Pentium-Classic"
  60. depends on X86_32
  61. ---help---
  62. Select this for a Pentium Classic processor with the RDTSC (Read
  63. Time Stamp Counter) instruction for benchmarking.
  64. config M586MMX
  65. bool "Pentium-MMX"
  66. depends on X86_32
  67. ---help---
  68. Select this for a Pentium with the MMX graphics/multimedia
  69. extended instructions.
  70. config M686
  71. bool "Pentium-Pro"
  72. depends on X86_32
  73. ---help---
  74. Select this for Intel Pentium Pro chips. This enables the use of
  75. Pentium Pro extended instructions, and disables the init-time guard
  76. against the f00f bug found in earlier Pentiums.
  77. config MPENTIUMII
  78. bool "Pentium-II/Celeron(pre-Coppermine)"
  79. depends on X86_32
  80. ---help---
  81. Select this for Intel chips based on the Pentium-II and
  82. pre-Coppermine Celeron core. This option enables an unaligned
  83. copy optimization, compiles the kernel with optimization flags
  84. tailored for the chip, and applies any applicable Pentium Pro
  85. optimizations.
  86. config MPENTIUMIII
  87. bool "Pentium-III/Celeron(Coppermine)/Pentium-III Xeon"
  88. depends on X86_32
  89. ---help---
  90. Select this for Intel chips based on the Pentium-III and
  91. Celeron-Coppermine core. This option enables use of some
  92. extended prefetch instructions in addition to the Pentium II
  93. extensions.
  94. config MPENTIUMM
  95. bool "Pentium M"
  96. depends on X86_32
  97. ---help---
  98. Select this for Intel Pentium M (not Pentium-4 M)
  99. notebook chips.
  100. config MPENTIUM4
  101. bool "Pentium-4/Celeron(P4-based)/Pentium-4 M/older Xeon"
  102. depends on X86_32
  103. ---help---
  104. Select this for Intel Pentium 4 chips. This includes the
  105. Pentium 4, Pentium D, P4-based Celeron and Xeon, and
  106. Pentium-4 M (not Pentium M) chips. This option enables compile
  107. flags optimized for the chip, uses the correct cache line size, and
  108. applies any applicable optimizations.
  109. CPUIDs: F[0-6][1-A] (in /proc/cpuinfo show = cpu family : 15 )
  110. Select this for:
  111. Pentiums (Pentium 4, Pentium D, Celeron, Celeron D) corename:
  112. -Willamette
  113. -Northwood
  114. -Mobile Pentium 4
  115. -Mobile Pentium 4 M
  116. -Extreme Edition (Gallatin)
  117. -Prescott
  118. -Prescott 2M
  119. -Cedar Mill
  120. -Presler
  121. -Smithfiled
  122. Xeons (Intel Xeon, Xeon MP, Xeon LV, Xeon MV) corename:
  123. -Foster
  124. -Prestonia
  125. -Gallatin
  126. -Nocona
  127. -Irwindale
  128. -Cranford
  129. -Potomac
  130. -Paxville
  131. -Dempsey
  132. config MK6
  133. bool "K6/K6-II/K6-III"
  134. depends on X86_32
  135. ---help---
  136. Select this for an AMD K6-family processor. Enables use of
  137. some extended instructions, and passes appropriate optimization
  138. flags to GCC.
  139. config MK7
  140. bool "Athlon/Duron/K7"
  141. depends on X86_32
  142. ---help---
  143. Select this for an AMD Athlon K7-family processor. Enables use of
  144. some extended instructions, and passes appropriate optimization
  145. flags to GCC.
  146. config MK8
  147. bool "Opteron/Athlon64/Hammer/K8"
  148. ---help---
  149. Select this for an AMD Opteron or Athlon64 Hammer-family processor.
  150. Enables use of some extended instructions, and passes appropriate
  151. optimization flags to GCC.
  152. config MCRUSOE
  153. bool "Crusoe"
  154. depends on X86_32
  155. ---help---
  156. Select this for a Transmeta Crusoe processor. Treats the processor
  157. like a 586 with TSC, and sets some GCC optimization flags (like a
  158. Pentium Pro with no alignment requirements).
  159. config MEFFICEON
  160. bool "Efficeon"
  161. depends on X86_32
  162. ---help---
  163. Select this for a Transmeta Efficeon processor.
  164. config MWINCHIPC6
  165. bool "Winchip-C6"
  166. depends on X86_32
  167. ---help---
  168. Select this for an IDT Winchip C6 chip. Linux and GCC
  169. treat this chip as a 586TSC with some extended instructions
  170. and alignment requirements.
  171. config MWINCHIP3D
  172. bool "Winchip-2/Winchip-2A/Winchip-3"
  173. depends on X86_32
  174. ---help---
  175. Select this for an IDT Winchip-2, 2A or 3. Linux and GCC
  176. treat this chip as a 586TSC with some extended instructions
  177. and alignment requirements. Also enable out of order memory
  178. stores for this CPU, which can increase performance of some
  179. operations.
  180. config MELAN
  181. bool "AMD Elan"
  182. depends on X86_32
  183. ---help---
  184. Select this for an AMD Elan processor.
  185. Do not use this option for K6/Athlon/Opteron processors!
  186. config MGEODEGX1
  187. bool "GeodeGX1"
  188. depends on X86_32
  189. ---help---
  190. Select this for a Geode GX1 (Cyrix MediaGX) chip.
  191. config MGEODE_LX
  192. bool "Geode GX/LX"
  193. depends on X86_32
  194. ---help---
  195. Select this for AMD Geode GX and LX processors.
  196. config MCYRIXIII
  197. bool "CyrixIII/VIA-C3"
  198. depends on X86_32
  199. ---help---
  200. Select this for a Cyrix III or C3 chip. Presently Linux and GCC
  201. treat this chip as a generic 586. Whilst the CPU is 686 class,
  202. it lacks the cmov extension which gcc assumes is present when
  203. generating 686 code.
  204. Note that Nehemiah (Model 9) and above will not boot with this
  205. kernel due to them lacking the 3DNow! instructions used in earlier
  206. incarnations of the CPU.
  207. config MVIAC3_2
  208. bool "VIA C3-2 (Nehemiah)"
  209. depends on X86_32
  210. ---help---
  211. Select this for a VIA C3 "Nehemiah". Selecting this enables usage
  212. of SSE and tells gcc to treat the CPU as a 686.
  213. Note, this kernel will not boot on older (pre model 9) C3s.
  214. config MVIAC7
  215. bool "VIA C7"
  216. depends on X86_32
  217. ---help---
  218. Select this for a VIA C7. Selecting this uses the correct cache
  219. shift and tells gcc to treat the CPU as a 686.
  220. config MPSC
  221. bool "Intel P4 / older Netburst based Xeon"
  222. depends on X86_64
  223. ---help---
  224. Optimize for Intel Pentium 4, Pentium D and older Nocona/Dempsey
  225. Xeon CPUs with Intel 64bit which is compatible with x86-64.
  226. Note that the latest Xeons (Xeon 51xx and 53xx) are not based on the
  227. Netburst core and shouldn't use this option. You can distinguish them
  228. using the cpu family field
  229. in /proc/cpuinfo. Family 15 is an older Xeon, Family 6 a newer one.
  230. config MCORE2
  231. bool "Core 2/newer Xeon"
  232. ---help---
  233. Select this for Intel Core 2 and newer Core 2 Xeons (Xeon 51xx and
  234. 53xx) CPUs. You can distinguish newer from older Xeons by the CPU
  235. family in /proc/cpuinfo. Newer ones have 6 and older ones 15
  236. (not a typo)
  237. config MATOM
  238. bool "Intel Atom"
  239. ---help---
  240. Select this for the Intel Atom platform. Intel Atom CPUs have an
  241. in-order pipelining architecture and thus can benefit from
  242. accordingly optimized code. Use a recent GCC with specific Atom
  243. support in order to fully benefit from selecting this option.
  244. config GENERIC_CPU
  245. bool "Generic-x86-64"
  246. depends on X86_64
  247. ---help---
  248. Generic x86-64 CPU.
  249. Run equally well on all x86-64 CPUs.
  250. endchoice
  251. config X86_GENERIC
  252. bool "Generic x86 support"
  253. depends on X86_32
  254. ---help---
  255. Instead of just including optimizations for the selected
  256. x86 variant (e.g. PII, Crusoe or Athlon), include some more
  257. generic optimizations as well. This will make the kernel
  258. perform better on x86 CPUs other than that selected.
  259. This is really intended for distributors who need more
  260. generic optimizations.
  261. #
  262. # Define implied options from the CPU selection here
  263. config X86_INTERNODE_CACHE_SHIFT
  264. int
  265. default "12" if X86_VSMP
  266. default "7" if NUMA
  267. default X86_L1_CACHE_SHIFT
  268. config X86_CMPXCHG
  269. def_bool X86_64 || (X86_32 && !M386)
  270. config CMPXCHG_LOCAL
  271. def_bool X86_64 || (X86_32 && !M386)
  272. config X86_L1_CACHE_SHIFT
  273. int
  274. default "7" if MPENTIUM4 || MPSC
  275. default "6" if MK7 || MK8 || MPENTIUMM || MCORE2 || MATOM || MVIAC7 || X86_GENERIC || GENERIC_CPU
  276. default "4" if MELAN || M486 || M386 || MGEODEGX1
  277. default "5" if MWINCHIP3D || MWINCHIPC6 || MCRUSOE || MEFFICEON || MCYRIXIII || MK6 || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || M586 || MVIAC3_2 || MGEODE_LX
  278. config X86_XADD
  279. def_bool y
  280. depends on X86_64 || !M386
  281. config X86_PPRO_FENCE
  282. bool "PentiumPro memory ordering errata workaround"
  283. depends on M686 || M586MMX || M586TSC || M586 || M486 || M386 || MGEODEGX1
  284. ---help---
  285. Old PentiumPro multiprocessor systems had errata that could cause
  286. memory operations to violate the x86 ordering standard in rare cases.
  287. Enabling this option will attempt to work around some (but not all)
  288. occurrences of this problem, at the cost of much heavier spinlock and
  289. memory barrier operations.
  290. If unsure, say n here. Even distro kernels should think twice before
  291. enabling this: there are few systems, and an unlikely bug.
  292. config X86_F00F_BUG
  293. def_bool y
  294. depends on M586MMX || M586TSC || M586 || M486 || M386
  295. config X86_INVD_BUG
  296. def_bool y
  297. depends on M486 || M386
  298. config X86_WP_WORKS_OK
  299. def_bool y
  300. depends on !M386
  301. config X86_INVLPG
  302. def_bool y
  303. depends on X86_32 && !M386
  304. config X86_BSWAP
  305. def_bool y
  306. depends on X86_32 && !M386
  307. config X86_POPAD_OK
  308. def_bool y
  309. depends on X86_32 && !M386
  310. config X86_ALIGNMENT_16
  311. def_bool y
  312. depends on MWINCHIP3D || MWINCHIPC6 || MCYRIXIII || MELAN || MK6 || M586MMX || M586TSC || M586 || M486 || MVIAC3_2 || MGEODEGX1
  313. config X86_INTEL_USERCOPY
  314. def_bool y
  315. depends on MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M586MMX || X86_GENERIC || MK8 || MK7 || MEFFICEON || MCORE2
  316. config X86_USE_PPRO_CHECKSUM
  317. def_bool y
  318. depends on MWINCHIP3D || MWINCHIPC6 || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MK8 || MVIAC3_2 || MVIAC7 || MEFFICEON || MGEODE_LX || MCORE2 || MATOM
  319. config X86_USE_3DNOW
  320. def_bool y
  321. depends on (MCYRIXIII || MK7 || MGEODE_LX) && !UML
  322. config X86_OOSTORE
  323. def_bool y
  324. depends on (MWINCHIP3D || MWINCHIPC6) && MTRR
  325. #
  326. # P6_NOPs are a relatively minor optimization that require a family >=
  327. # 6 processor, except that it is broken on certain VIA chips.
  328. # Furthermore, AMD chips prefer a totally different sequence of NOPs
  329. # (which work on all CPUs). In addition, it looks like Virtual PC
  330. # does not understand them.
  331. #
  332. # As a result, disallow these if we're not compiling for X86_64 (these
  333. # NOPs do work on all x86-64 capable chips); the list of processors in
  334. # the right-hand clause are the cores that benefit from this optimization.
  335. #
  336. config X86_P6_NOP
  337. def_bool y
  338. depends on X86_64
  339. depends on (MCORE2 || MPENTIUM4 || MPSC)
  340. config X86_TSC
  341. def_bool y
  342. depends on ((MWINCHIP3D || MCRUSOE || MEFFICEON || MCYRIXIII || MK7 || MK6 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || M586MMX || M586TSC || MK8 || MVIAC3_2 || MVIAC7 || MGEODEGX1 || MGEODE_LX || MCORE2 || MATOM) && !X86_NUMAQ) || X86_64
  343. config X86_CMPXCHG64
  344. def_bool y
  345. depends on X86_PAE || X86_64 || MCORE2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MATOM
  346. # this should be set for all -march=.. options where the compiler
  347. # generates cmov.
  348. config X86_CMOV
  349. def_bool y
  350. depends on (MK8 || MK7 || MCORE2 || MPENTIUM4 || MPENTIUMM || MPENTIUMIII || MPENTIUMII || M686 || MVIAC3_2 || MVIAC7 || MCRUSOE || MEFFICEON || X86_64 || MATOM || MGEODE_LX)
  351. config X86_MINIMUM_CPU_FAMILY
  352. int
  353. default "64" if X86_64
  354. default "6" if X86_32 && X86_P6_NOP
  355. default "5" if X86_32 && X86_CMPXCHG64
  356. default "4" if X86_32 && (X86_XADD || X86_CMPXCHG || X86_BSWAP || X86_WP_WORKS_OK)
  357. default "3"
  358. config X86_DEBUGCTLMSR
  359. def_bool y
  360. depends on !(MK6 || MWINCHIPC6 || MWINCHIP3D || MCYRIXIII || M586MMX || M586TSC || M586 || M486 || M386) && !UML
  361. menuconfig PROCESSOR_SELECT
  362. bool "Supported processor vendors" if EXPERT
  363. ---help---
  364. This lets you choose what x86 vendor support code your kernel
  365. will include.
  366. config CPU_SUP_INTEL
  367. default y
  368. bool "Support Intel processors" if PROCESSOR_SELECT
  369. ---help---
  370. This enables detection, tunings and quirks for Intel processors
  371. You need this enabled if you want your kernel to run on an
  372. Intel CPU. Disabling this option on other types of CPUs
  373. makes the kernel a tiny bit smaller. Disabling it on an Intel
  374. CPU might render the kernel unbootable.
  375. If unsure, say N.
  376. config CPU_SUP_CYRIX_32
  377. default y
  378. bool "Support Cyrix processors" if PROCESSOR_SELECT
  379. depends on !64BIT
  380. ---help---
  381. This enables detection, tunings and quirks for Cyrix processors
  382. You need this enabled if you want your kernel to run on a
  383. Cyrix CPU. Disabling this option on other types of CPUs
  384. makes the kernel a tiny bit smaller. Disabling it on a Cyrix
  385. CPU might render the kernel unbootable.
  386. If unsure, say N.
  387. config CPU_SUP_AMD
  388. default y
  389. bool "Support AMD processors" if PROCESSOR_SELECT
  390. ---help---
  391. This enables detection, tunings and quirks for AMD processors
  392. You need this enabled if you want your kernel to run on an
  393. AMD CPU. Disabling this option on other types of CPUs
  394. makes the kernel a tiny bit smaller. Disabling it on an AMD
  395. CPU might render the kernel unbootable.
  396. If unsure, say N.
  397. config CPU_SUP_CENTAUR
  398. default y
  399. bool "Support Centaur processors" if PROCESSOR_SELECT
  400. ---help---
  401. This enables detection, tunings and quirks for Centaur processors
  402. You need this enabled if you want your kernel to run on a
  403. Centaur CPU. Disabling this option on other types of CPUs
  404. makes the kernel a tiny bit smaller. Disabling it on a Centaur
  405. CPU might render the kernel unbootable.
  406. If unsure, say N.
  407. config CPU_SUP_TRANSMETA_32
  408. default y
  409. bool "Support Transmeta processors" if PROCESSOR_SELECT
  410. depends on !64BIT
  411. ---help---
  412. This enables detection, tunings and quirks for Transmeta processors
  413. You need this enabled if you want your kernel to run on a
  414. Transmeta CPU. Disabling this option on other types of CPUs
  415. makes the kernel a tiny bit smaller. Disabling it on a Transmeta
  416. CPU might render the kernel unbootable.
  417. If unsure, say N.
  418. config CPU_SUP_UMC_32
  419. default y
  420. bool "Support UMC processors" if PROCESSOR_SELECT
  421. depends on !64BIT
  422. ---help---
  423. This enables detection, tunings and quirks for UMC processors
  424. You need this enabled if you want your kernel to run on a
  425. UMC CPU. Disabling this option on other types of CPUs
  426. makes the kernel a tiny bit smaller. Disabling it on a UMC
  427. CPU might render the kernel unbootable.
  428. If unsure, say N.