adder875-uboot.dts 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. /*
  2. * Device Tree Source for MPC885 ADS running U-Boot
  3. *
  4. * Copyright 2006 MontaVista Software, Inc.
  5. * Copyright 2007 Freescale Semiconductor, Inc.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. */
  12. /dts-v1/;
  13. / {
  14. model = "Analogue & Micro Adder MPC875";
  15. compatible = "analogue-and-micro,adder875";
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. aliases {
  19. console = &console;
  20. ethernet0 = &eth0;
  21. ethernet1 = &eth1;
  22. };
  23. cpus {
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. PowerPC,875@0 {
  27. device_type = "cpu";
  28. reg = <0>;
  29. d-cache-line-size = <16>;
  30. i-cache-line-size = <16>;
  31. d-cache-size = <8192>;
  32. i-cache-size = <8192>;
  33. timebase-frequency = <0>;
  34. bus-frequency = <0>;
  35. clock-frequency = <0>;
  36. interrupts = <15 2>; // decrementer interrupt
  37. interrupt-parent = <&PIC>;
  38. };
  39. };
  40. memory {
  41. device_type = "memory";
  42. reg = <0 0x01000000>;
  43. };
  44. localbus@ff000100 {
  45. compatible = "fsl,mpc885-localbus", "fsl,pq1-localbus",
  46. "simple-bus";
  47. #address-cells = <2>;
  48. #size-cells = <1>;
  49. reg = <0xff000100 0x40>;
  50. ranges = <
  51. 0 0 0xfe000000 0x01000000
  52. >;
  53. flash@0,0 {
  54. compatible = "cfi-flash";
  55. reg = <0 0 0x800000>;
  56. bank-width = <2>;
  57. device-width = <2>;
  58. };
  59. };
  60. soc@ff000000 {
  61. compatible = "fsl,mpc875-immr", "fsl,pq1-soc", "simple-bus";
  62. #address-cells = <1>;
  63. #size-cells = <1>;
  64. ranges = <0 0xff000000 0x00004000>;
  65. // Temporary until code stops depending on it.
  66. device_type = "soc";
  67. // Temporary until get_immrbase() is fixed.
  68. reg = <0xff000000 0x4000>;
  69. mdio@e00 {
  70. compatible = "fsl,mpc875-fec-mdio", "fsl,pq1-fec-mdio";
  71. reg = <0xe00 0x188>;
  72. #address-cells = <1>;
  73. #size-cells = <0>;
  74. PHY0: ethernet-phy@0 {
  75. reg = <0>;
  76. device_type = "ethernet-phy";
  77. };
  78. PHY1: ethernet-phy@1 {
  79. reg = <1>;
  80. device_type = "ethernet-phy";
  81. };
  82. };
  83. eth0: ethernet@e00 {
  84. device_type = "network";
  85. compatible = "fsl,mpc875-fec-enet",
  86. "fsl,pq1-fec-enet";
  87. reg = <0xe00 0x188>;
  88. local-mac-address = [ 00 00 00 00 00 00 ];
  89. interrupts = <3 1>;
  90. interrupt-parent = <&PIC>;
  91. phy-handle = <&PHY0>;
  92. linux,network-index = <0>;
  93. };
  94. eth1: ethernet@1e00 {
  95. device_type = "network";
  96. compatible = "fsl,mpc875-fec-enet",
  97. "fsl,pq1-fec-enet";
  98. reg = <0x1e00 0x188>;
  99. local-mac-address = [ 00 00 00 00 00 00 ];
  100. interrupts = <7 1>;
  101. interrupt-parent = <&PIC>;
  102. phy-handle = <&PHY1>;
  103. linux,network-index = <1>;
  104. };
  105. PIC: interrupt-controller@0 {
  106. interrupt-controller;
  107. #interrupt-cells = <2>;
  108. reg = <0 0x24>;
  109. compatible = "fsl,mpc875-pic", "fsl,pq1-pic";
  110. };
  111. cpm@9c0 {
  112. #address-cells = <1>;
  113. #size-cells = <1>;
  114. compatible = "fsl,mpc875-cpm", "fsl,cpm1", "simple-bus";
  115. interrupts = <0>; // cpm error interrupt
  116. interrupt-parent = <&CPM_PIC>;
  117. reg = <0x9c0 0x40>;
  118. ranges;
  119. muram {
  120. #address-cells = <1>;
  121. #size-cells = <1>;
  122. ranges = <0 0x2000 0x2000>;
  123. data@0 {
  124. compatible = "fsl,cpm-muram-data";
  125. reg = <0 0x1c00>;
  126. };
  127. };
  128. brg@9f0 {
  129. compatible = "fsl,mpc875-brg",
  130. "fsl,cpm1-brg",
  131. "fsl,cpm-brg";
  132. clock-frequency = <50000000>;
  133. reg = <0x9f0 0x10>;
  134. };
  135. CPM_PIC: interrupt-controller@930 {
  136. interrupt-controller;
  137. #interrupt-cells = <1>;
  138. interrupts = <5 2 0 2>;
  139. interrupt-parent = <&PIC>;
  140. reg = <0x930 0x20>;
  141. compatible = "fsl,mpc875-cpm-pic",
  142. "fsl,cpm1-pic";
  143. };
  144. console: serial@a80 {
  145. device_type = "serial";
  146. compatible = "fsl,mpc875-smc-uart",
  147. "fsl,cpm1-smc-uart";
  148. reg = <0xa80 0x10 0x3e80 0x40>;
  149. interrupts = <4>;
  150. interrupt-parent = <&CPM_PIC>;
  151. fsl,cpm-brg = <1>;
  152. fsl,cpm-command = <0x0090>;
  153. current-speed = <115200>;
  154. };
  155. };
  156. };
  157. chosen {
  158. linux,stdout-path = &console;
  159. };
  160. };