1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374 |
- # TCL File Generated by Component Editor 22.1
- # Sat Oct 21 13:18:33 CEST 2023
- # DO NOT MODIFY
- #
- # ci_mul "ci_mul" v1.0
- # 2023.10.21.13:18:33
- # custom instruction multiplier
- #
- #
- # request TCL package from ACDS 16.1
- #
- package require -exact qsys 16.1
- #
- # module ci_mul
- #
- set_module_property DESCRIPTION "custom instruction multiplier"
- set_module_property NAME ci_mul
- set_module_property VERSION 1.0
- set_module_property INTERNAL false
- set_module_property OPAQUE_ADDRESS_MAP true
- set_module_property AUTHOR ""
- set_module_property DISPLAY_NAME ci_mul
- set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
- set_module_property EDITABLE true
- set_module_property REPORT_TO_TALKBACK false
- set_module_property ALLOW_GREYBOX_GENERATION false
- set_module_property REPORT_HIERARCHY false
- #
- # file sets
- #
- add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
- set_fileset_property QUARTUS_SYNTH TOP_LEVEL ci_mul
- set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
- set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
- add_fileset_file ci_mul.vhd VHDL PATH ../vhdl/mul/ci_mul.vhd TOP_LEVEL_FILE
- #
- # parameters
- #
- #
- # display items
- #
- #
- # connection point ci_mul
- #
- add_interface ci_mul nios_custom_instruction end
- set_interface_property ci_mul clockCycle 2
- set_interface_property ci_mul operands 2
- set_interface_property ci_mul ENABLED true
- set_interface_property ci_mul EXPORT_OF ""
- set_interface_property ci_mul PORT_NAME_MAP ""
- set_interface_property ci_mul CMSIS_SVD_VARIABLES ""
- set_interface_property ci_mul SVD_ADDRESS_GROUP ""
- add_interface_port ci_mul clk_en clk_en Input 1
- add_interface_port ci_mul dataa dataa Input 32
- add_interface_port ci_mul datab datab Input 32
- add_interface_port ci_mul result result Output 32
- add_interface_port ci_mul clk clk Input 1
- add_interface_port ci_mul reset reset Input 1
|