rmi_f34.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517
  1. /*
  2. * Copyright (c) 2007-2016, Synaptics Incorporated
  3. * Copyright (C) 2016 Zodiac Inflight Innovations
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/rmi.h>
  11. #include <linux/firmware.h>
  12. #include <asm/unaligned.h>
  13. #include <asm/unaligned.h>
  14. #include <linux/bitops.h>
  15. #include "rmi_driver.h"
  16. #include "rmi_f34.h"
  17. static int rmi_f34_write_bootloader_id(struct f34_data *f34)
  18. {
  19. struct rmi_function *fn = f34->fn;
  20. struct rmi_device *rmi_dev = fn->rmi_dev;
  21. u8 bootloader_id[F34_BOOTLOADER_ID_LEN];
  22. int ret;
  23. ret = rmi_read_block(rmi_dev, fn->fd.query_base_addr,
  24. bootloader_id, sizeof(bootloader_id));
  25. if (ret) {
  26. dev_err(&fn->dev, "%s: Reading bootloader ID failed: %d\n",
  27. __func__, ret);
  28. return ret;
  29. }
  30. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "%s: writing bootloader id '%c%c'\n",
  31. __func__, bootloader_id[0], bootloader_id[1]);
  32. ret = rmi_write_block(rmi_dev,
  33. fn->fd.data_base_addr + F34_BLOCK_DATA_OFFSET,
  34. bootloader_id, sizeof(bootloader_id));
  35. if (ret) {
  36. dev_err(&fn->dev, "Failed to write bootloader ID: %d\n", ret);
  37. return ret;
  38. }
  39. return 0;
  40. }
  41. static int rmi_f34_command(struct f34_data *f34, u8 command,
  42. unsigned int timeout, bool write_bl_id)
  43. {
  44. struct rmi_function *fn = f34->fn;
  45. struct rmi_device *rmi_dev = fn->rmi_dev;
  46. int ret;
  47. if (write_bl_id) {
  48. ret = rmi_f34_write_bootloader_id(f34);
  49. if (ret)
  50. return ret;
  51. }
  52. init_completion(&f34->v5.cmd_done);
  53. ret = rmi_read(rmi_dev, f34->v5.ctrl_address, &f34->v5.status);
  54. if (ret) {
  55. dev_err(&f34->fn->dev,
  56. "%s: Failed to read cmd register: %d (command %#02x)\n",
  57. __func__, ret, command);
  58. return ret;
  59. }
  60. f34->v5.status |= command & 0x0f;
  61. ret = rmi_write(rmi_dev, f34->v5.ctrl_address, f34->v5.status);
  62. if (ret < 0) {
  63. dev_err(&f34->fn->dev,
  64. "Failed to write F34 command %#02x: %d\n",
  65. command, ret);
  66. return ret;
  67. }
  68. if (!wait_for_completion_timeout(&f34->v5.cmd_done,
  69. msecs_to_jiffies(timeout))) {
  70. ret = rmi_read(rmi_dev, f34->v5.ctrl_address, &f34->v5.status);
  71. if (ret) {
  72. dev_err(&f34->fn->dev,
  73. "%s: cmd %#02x timed out: %d\n",
  74. __func__, command, ret);
  75. return ret;
  76. }
  77. if (f34->v5.status & 0x7f) {
  78. dev_err(&f34->fn->dev,
  79. "%s: cmd %#02x timed out, status: %#02x\n",
  80. __func__, command, f34->v5.status);
  81. return -ETIMEDOUT;
  82. }
  83. }
  84. return 0;
  85. }
  86. static int rmi_f34_attention(struct rmi_function *fn, unsigned long *irq_bits)
  87. {
  88. struct f34_data *f34 = dev_get_drvdata(&fn->dev);
  89. int ret;
  90. if (f34->bl_version != 5)
  91. return 0;
  92. ret = rmi_read(f34->fn->rmi_dev, f34->v5.ctrl_address, &f34->v5.status);
  93. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "%s: status: %#02x, ret: %d\n",
  94. __func__, f34->v5.status, ret);
  95. if (!ret && !(f34->v5.status & 0x7f))
  96. complete(&f34->v5.cmd_done);
  97. return 0;
  98. }
  99. static int rmi_f34_write_blocks(struct f34_data *f34, const void *data,
  100. int block_count, u8 command)
  101. {
  102. struct rmi_function *fn = f34->fn;
  103. struct rmi_device *rmi_dev = fn->rmi_dev;
  104. u16 address = fn->fd.data_base_addr + F34_BLOCK_DATA_OFFSET;
  105. u8 start_address[] = { 0, 0 };
  106. int i;
  107. int ret;
  108. ret = rmi_write_block(rmi_dev, fn->fd.data_base_addr,
  109. start_address, sizeof(start_address));
  110. if (ret) {
  111. dev_err(&fn->dev, "Failed to write initial zeros: %d\n", ret);
  112. return ret;
  113. }
  114. for (i = 0; i < block_count; i++) {
  115. ret = rmi_write_block(rmi_dev, address,
  116. data, f34->v5.block_size);
  117. if (ret) {
  118. dev_err(&fn->dev,
  119. "failed to write block #%d: %d\n", i, ret);
  120. return ret;
  121. }
  122. ret = rmi_f34_command(f34, command, F34_IDLE_WAIT_MS, false);
  123. if (ret) {
  124. dev_err(&fn->dev,
  125. "Failed to write command for block #%d: %d\n",
  126. i, ret);
  127. return ret;
  128. }
  129. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "wrote block %d of %d\n",
  130. i + 1, block_count);
  131. data += f34->v5.block_size;
  132. }
  133. return 0;
  134. }
  135. static int rmi_f34_write_firmware(struct f34_data *f34, const void *data)
  136. {
  137. return rmi_f34_write_blocks(f34, data, f34->v5.fw_blocks,
  138. F34_WRITE_FW_BLOCK);
  139. }
  140. static int rmi_f34_write_config(struct f34_data *f34, const void *data)
  141. {
  142. return rmi_f34_write_blocks(f34, data, f34->v5.config_blocks,
  143. F34_WRITE_CONFIG_BLOCK);
  144. }
  145. int rmi_f34_enable_flash(struct f34_data *f34)
  146. {
  147. return rmi_f34_command(f34, F34_ENABLE_FLASH_PROG,
  148. F34_ENABLE_WAIT_MS, true);
  149. }
  150. static int rmi_f34_flash_firmware(struct f34_data *f34,
  151. const struct rmi_f34_firmware *syn_fw)
  152. {
  153. struct rmi_function *fn = f34->fn;
  154. int ret;
  155. if (syn_fw->image_size) {
  156. dev_info(&fn->dev, "Erasing firmware...\n");
  157. ret = rmi_f34_command(f34, F34_ERASE_ALL,
  158. F34_ERASE_WAIT_MS, true);
  159. if (ret)
  160. return ret;
  161. dev_info(&fn->dev, "Writing firmware (%d bytes)...\n",
  162. syn_fw->image_size);
  163. ret = rmi_f34_write_firmware(f34, syn_fw->data);
  164. if (ret)
  165. return ret;
  166. }
  167. if (syn_fw->config_size) {
  168. /*
  169. * We only need to erase config if we haven't updated
  170. * firmware.
  171. */
  172. if (!syn_fw->image_size) {
  173. dev_info(&fn->dev, "Erasing config...\n");
  174. ret = rmi_f34_command(f34, F34_ERASE_CONFIG,
  175. F34_ERASE_WAIT_MS, true);
  176. if (ret)
  177. return ret;
  178. }
  179. dev_info(&fn->dev, "Writing config (%d bytes)...\n",
  180. syn_fw->config_size);
  181. ret = rmi_f34_write_config(f34,
  182. &syn_fw->data[syn_fw->image_size]);
  183. if (ret)
  184. return ret;
  185. }
  186. return 0;
  187. }
  188. int rmi_f34_update_firmware(struct f34_data *f34, const struct firmware *fw)
  189. {
  190. const struct rmi_f34_firmware *syn_fw;
  191. int ret;
  192. syn_fw = (const struct rmi_f34_firmware *)fw->data;
  193. BUILD_BUG_ON(offsetof(struct rmi_f34_firmware, data) !=
  194. F34_FW_IMAGE_OFFSET);
  195. rmi_dbg(RMI_DEBUG_FN, &f34->fn->dev,
  196. "FW size:%d, checksum:%08x, image_size:%d, config_size:%d\n",
  197. (int)fw->size,
  198. le32_to_cpu(syn_fw->checksum),
  199. le32_to_cpu(syn_fw->image_size),
  200. le32_to_cpu(syn_fw->config_size));
  201. rmi_dbg(RMI_DEBUG_FN, &f34->fn->dev,
  202. "FW bootloader_id:%02x, product_id:%.*s, info: %02x%02x\n",
  203. syn_fw->bootloader_version,
  204. (int)sizeof(syn_fw->product_id), syn_fw->product_id,
  205. syn_fw->product_info[0], syn_fw->product_info[1]);
  206. if (syn_fw->image_size &&
  207. syn_fw->image_size != f34->v5.fw_blocks * f34->v5.block_size) {
  208. dev_err(&f34->fn->dev,
  209. "Bad firmware image: fw size %d, expected %d\n",
  210. syn_fw->image_size,
  211. f34->v5.fw_blocks * f34->v5.block_size);
  212. ret = -EILSEQ;
  213. goto out;
  214. }
  215. if (syn_fw->config_size &&
  216. syn_fw->config_size != f34->v5.config_blocks * f34->v5.block_size) {
  217. dev_err(&f34->fn->dev,
  218. "Bad firmware image: config size %d, expected %d\n",
  219. syn_fw->config_size,
  220. f34->v5.config_blocks * f34->v5.block_size);
  221. ret = -EILSEQ;
  222. goto out;
  223. }
  224. if (syn_fw->image_size && !syn_fw->config_size) {
  225. dev_err(&f34->fn->dev, "Bad firmware image: no config data\n");
  226. ret = -EILSEQ;
  227. goto out;
  228. }
  229. dev_info(&f34->fn->dev, "Firmware image OK\n");
  230. mutex_lock(&f34->v5.flash_mutex);
  231. ret = rmi_f34_flash_firmware(f34, syn_fw);
  232. mutex_unlock(&f34->v5.flash_mutex);
  233. out:
  234. return ret;
  235. }
  236. static int rmi_firmware_update(struct rmi_driver_data *data,
  237. const struct firmware *fw)
  238. {
  239. struct rmi_device *rmi_dev = data->rmi_dev;
  240. struct device *dev = &rmi_dev->dev;
  241. struct f34_data *f34;
  242. int ret;
  243. if (!data->f34_container) {
  244. dev_warn(dev, "%s: No F34 present!\n", __func__);
  245. return -EINVAL;
  246. }
  247. f34 = dev_get_drvdata(&data->f34_container->dev);
  248. if (f34->bl_version == 7) {
  249. if (data->pdt_props & HAS_BSR) {
  250. dev_err(dev, "%s: LTS not supported\n", __func__);
  251. return -ENODEV;
  252. }
  253. } else if (f34->bl_version != 5) {
  254. dev_warn(dev, "F34 V%d not supported!\n",
  255. data->f34_container->fd.function_version);
  256. return -ENODEV;
  257. }
  258. /* Enter flash mode */
  259. if (f34->bl_version == 7)
  260. ret = rmi_f34v7_start_reflash(f34, fw);
  261. else
  262. ret = rmi_f34_enable_flash(f34);
  263. if (ret)
  264. return ret;
  265. rmi_disable_irq(rmi_dev, false);
  266. /* Tear down functions and re-probe */
  267. rmi_free_function_list(rmi_dev);
  268. ret = rmi_probe_interrupts(data);
  269. if (ret)
  270. return ret;
  271. ret = rmi_init_functions(data);
  272. if (ret)
  273. return ret;
  274. if (!data->bootloader_mode || !data->f34_container) {
  275. dev_warn(dev, "%s: No F34 present or not in bootloader!\n",
  276. __func__);
  277. return -EINVAL;
  278. }
  279. rmi_enable_irq(rmi_dev, false);
  280. f34 = dev_get_drvdata(&data->f34_container->dev);
  281. /* Perform firmware update */
  282. if (f34->bl_version == 7)
  283. ret = rmi_f34v7_do_reflash(f34, fw);
  284. else
  285. ret = rmi_f34_update_firmware(f34, fw);
  286. dev_info(&f34->fn->dev, "Firmware update complete, status:%d\n", ret);
  287. rmi_disable_irq(rmi_dev, false);
  288. /* Re-probe */
  289. rmi_dbg(RMI_DEBUG_FN, dev, "Re-probing device\n");
  290. rmi_free_function_list(rmi_dev);
  291. ret = rmi_scan_pdt(rmi_dev, NULL, rmi_initial_reset);
  292. if (ret < 0)
  293. dev_warn(dev, "RMI reset failed!\n");
  294. ret = rmi_probe_interrupts(data);
  295. if (ret)
  296. return ret;
  297. ret = rmi_init_functions(data);
  298. if (ret)
  299. return ret;
  300. rmi_enable_irq(rmi_dev, false);
  301. if (data->f01_container->dev.driver)
  302. /* Driver already bound, so enable ATTN now. */
  303. return rmi_enable_sensor(rmi_dev);
  304. rmi_dbg(RMI_DEBUG_FN, dev, "%s complete\n", __func__);
  305. return ret;
  306. }
  307. static int rmi_firmware_update(struct rmi_driver_data *data,
  308. const struct firmware *fw);
  309. static ssize_t rmi_driver_update_fw_store(struct device *dev,
  310. struct device_attribute *dattr,
  311. const char *buf, size_t count)
  312. {
  313. struct rmi_driver_data *data = dev_get_drvdata(dev);
  314. char fw_name[NAME_MAX];
  315. const struct firmware *fw;
  316. size_t copy_count = count;
  317. int ret;
  318. if (count == 0 || count >= NAME_MAX)
  319. return -EINVAL;
  320. if (buf[count - 1] == '\0' || buf[count - 1] == '\n')
  321. copy_count -= 1;
  322. strncpy(fw_name, buf, copy_count);
  323. fw_name[copy_count] = '\0';
  324. ret = request_firmware(&fw, fw_name, dev);
  325. if (ret)
  326. return ret;
  327. dev_info(dev, "Flashing %s\n", fw_name);
  328. ret = rmi_firmware_update(data, fw);
  329. release_firmware(fw);
  330. return ret ?: count;
  331. }
  332. static DEVICE_ATTR(update_fw, 0200, NULL, rmi_driver_update_fw_store);
  333. static struct attribute *rmi_firmware_attrs[] = {
  334. &dev_attr_update_fw.attr,
  335. NULL
  336. };
  337. static struct attribute_group rmi_firmware_attr_group = {
  338. .attrs = rmi_firmware_attrs,
  339. };
  340. static int rmi_f34_probe(struct rmi_function *fn)
  341. {
  342. struct f34_data *f34;
  343. unsigned char f34_queries[9];
  344. bool has_config_id;
  345. u8 version = fn->fd.function_version;
  346. int ret;
  347. f34 = devm_kzalloc(&fn->dev, sizeof(struct f34_data), GFP_KERNEL);
  348. if (!f34)
  349. return -ENOMEM;
  350. f34->fn = fn;
  351. dev_set_drvdata(&fn->dev, f34);
  352. /* v5 code only supported version 0, try V7 probe */
  353. if (version > 0)
  354. return rmi_f34v7_probe(f34);
  355. else if (version != 0)
  356. return -ENODEV;
  357. f34->bl_version = 5;
  358. ret = rmi_read_block(fn->rmi_dev, fn->fd.query_base_addr,
  359. f34_queries, sizeof(f34_queries));
  360. if (ret) {
  361. dev_err(&fn->dev, "%s: Failed to query properties\n",
  362. __func__);
  363. return ret;
  364. }
  365. snprintf(f34->bootloader_id, sizeof(f34->bootloader_id),
  366. "%c%c", f34_queries[0], f34_queries[1]);
  367. mutex_init(&f34->v5.flash_mutex);
  368. init_completion(&f34->v5.cmd_done);
  369. f34->v5.block_size = get_unaligned_le16(&f34_queries[3]);
  370. f34->v5.fw_blocks = get_unaligned_le16(&f34_queries[5]);
  371. f34->v5.config_blocks = get_unaligned_le16(&f34_queries[7]);
  372. f34->v5.ctrl_address = fn->fd.data_base_addr + F34_BLOCK_DATA_OFFSET +
  373. f34->v5.block_size;
  374. has_config_id = f34_queries[2] & (1 << 2);
  375. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "Bootloader ID: %s\n",
  376. f34->bootloader_id);
  377. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "Block size: %d\n",
  378. f34->v5.block_size);
  379. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "FW blocks: %d\n",
  380. f34->v5.fw_blocks);
  381. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "CFG blocks: %d\n",
  382. f34->v5.config_blocks);
  383. if (has_config_id) {
  384. ret = rmi_read_block(fn->rmi_dev, fn->fd.control_base_addr,
  385. f34_queries, sizeof(f34_queries));
  386. if (ret) {
  387. dev_err(&fn->dev, "Failed to read F34 config ID\n");
  388. return ret;
  389. }
  390. snprintf(f34->configuration_id, sizeof(f34->configuration_id),
  391. "%02x%02x%02x%02x",
  392. f34_queries[0], f34_queries[1],
  393. f34_queries[2], f34_queries[3]);
  394. rmi_dbg(RMI_DEBUG_FN, &fn->dev, "Configuration ID: %s\n",
  395. f34->configuration_id);
  396. }
  397. return 0;
  398. }
  399. int rmi_f34_create_sysfs(struct rmi_device *rmi_dev)
  400. {
  401. return sysfs_create_group(&rmi_dev->dev.kobj, &rmi_firmware_attr_group);
  402. }
  403. void rmi_f34_remove_sysfs(struct rmi_device *rmi_dev)
  404. {
  405. sysfs_remove_group(&rmi_dev->dev.kobj, &rmi_firmware_attr_group);
  406. }
  407. struct rmi_function_handler rmi_f34_handler = {
  408. .driver = {
  409. .name = "rmi4_f34",
  410. },
  411. .func = 0x34,
  412. .probe = rmi_f34_probe,
  413. .attention = rmi_f34_attention,
  414. };