 hailfinger
|
ee9ee1385c
SPI write status register (WRSR) may take longer than 100 ms, and it
|
14 years ago |
|
hailfinger
|
081e35163b
Use AAI write for SST SST25VF032B.
|
14 years ago |
 mhm
|
d3c80cd777
This patch changes the prefix of chip constant #defines in the following way:
|
14 years ago |
 David Hendricks
|
844cc18a09
add in_valid_romentry()
|
14 years ago |
 David Hendricks
|
82fd8aecae
sync to upstream @r1130
|
14 years ago |
|
hailfinger
|
c33d4730ec
Add detailed status register printing and unlocking for all ATMEL AT25*
|
14 years ago |
|
hailfinger
|
428f685cd7
Split off programmer.h from flash.h.
|
14 years ago |
|
hailfinger
|
867df6b2dc
Add support for the following AMIC SPI chips:
|
14 years ago |
|
hailfinger
|
b9560eedba
We have a generic unlocking infrastructure. Use it for SPI chips.
|
14 years ago |
|
hailfinger
|
c7d06c6409
Convert SPI chips to partial write, but wrap the write functions in a
|
14 years ago |
|
hailfinger
|
12e3b3490a
The SPI opcode 0xd8 is not a chip erase opcode on any chip out there.
|
14 years ago |
|
hailfinger
|
19db09299e
Modernize SPI AAI code, blacklist IT87 SPI for AAI, allow AAI to run
|
14 years ago |
|
hailfinger
|
cb0564ef3f
Fix message printing for SPI RES on spew level.
|
14 years ago |
|
hailfinger
|
90c7d54963
So far, we have up to 4 different names for the same thing (ignoring
|
14 years ago |
|
hailfinger
|
59a8357d80
Some chips implement the RES (0xab) opcode, but they use a non-standard
|
14 years ago |
|
hailfinger
|
324a9cccbc
Handle the following architectures in generic flashrom code:
|
14 years ago |
|
hailfinger
|
39d159a7f3
Every SPI programmer driver had its own completely different chip write
|
14 years ago |
 snelson
|
fc007bb60d
Convert chips' message printing to msg_c*
|
15 years ago |
|
snelson
|
8913d08dcf
Split spi.c into programmer and chip code
|
15 years ago |
