qdio_main.c 45 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885
  1. /*
  2. * Linux for s390 qdio support, buffer handling, qdio API and module support.
  3. *
  4. * Copyright IBM Corp. 2000, 2008
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
  6. * Jan Glauber <jang@linux.vnet.ibm.com>
  7. * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
  8. */
  9. #include <linux/module.h>
  10. #include <linux/init.h>
  11. #include <linux/kernel.h>
  12. #include <linux/timer.h>
  13. #include <linux/delay.h>
  14. #include <linux/gfp.h>
  15. #include <linux/io.h>
  16. #include <linux/atomic.h>
  17. #include <asm/debug.h>
  18. #include <asm/qdio.h>
  19. #include <asm/ipl.h>
  20. #include "cio.h"
  21. #include "css.h"
  22. #include "device.h"
  23. #include "qdio.h"
  24. #include "qdio_debug.h"
  25. MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
  26. "Jan Glauber <jang@linux.vnet.ibm.com>");
  27. MODULE_DESCRIPTION("QDIO base support");
  28. MODULE_LICENSE("GPL");
  29. static inline int do_siga_sync(unsigned long schid,
  30. unsigned int out_mask, unsigned int in_mask,
  31. unsigned int fc)
  32. {
  33. register unsigned long __fc asm ("0") = fc;
  34. register unsigned long __schid asm ("1") = schid;
  35. register unsigned long out asm ("2") = out_mask;
  36. register unsigned long in asm ("3") = in_mask;
  37. int cc;
  38. asm volatile(
  39. " siga 0\n"
  40. " ipm %0\n"
  41. " srl %0,28\n"
  42. : "=d" (cc)
  43. : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
  44. return cc;
  45. }
  46. static inline int do_siga_input(unsigned long schid, unsigned int mask,
  47. unsigned int fc)
  48. {
  49. register unsigned long __fc asm ("0") = fc;
  50. register unsigned long __schid asm ("1") = schid;
  51. register unsigned long __mask asm ("2") = mask;
  52. int cc;
  53. asm volatile(
  54. " siga 0\n"
  55. " ipm %0\n"
  56. " srl %0,28\n"
  57. : "=d" (cc)
  58. : "d" (__fc), "d" (__schid), "d" (__mask) : "cc");
  59. return cc;
  60. }
  61. /**
  62. * do_siga_output - perform SIGA-w/wt function
  63. * @schid: subchannel id or in case of QEBSM the subchannel token
  64. * @mask: which output queues to process
  65. * @bb: busy bit indicator, set only if SIGA-w/wt could not access a buffer
  66. * @fc: function code to perform
  67. *
  68. * Returns condition code.
  69. * Note: For IQDC unicast queues only the highest priority queue is processed.
  70. */
  71. static inline int do_siga_output(unsigned long schid, unsigned long mask,
  72. unsigned int *bb, unsigned int fc,
  73. unsigned long aob)
  74. {
  75. register unsigned long __fc asm("0") = fc;
  76. register unsigned long __schid asm("1") = schid;
  77. register unsigned long __mask asm("2") = mask;
  78. register unsigned long __aob asm("3") = aob;
  79. int cc;
  80. asm volatile(
  81. " siga 0\n"
  82. " ipm %0\n"
  83. " srl %0,28\n"
  84. : "=d" (cc), "+d" (__fc), "+d" (__aob)
  85. : "d" (__schid), "d" (__mask)
  86. : "cc");
  87. *bb = __fc >> 31;
  88. return cc;
  89. }
  90. static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
  91. {
  92. /* all done or next buffer state different */
  93. if (ccq == 0 || ccq == 32)
  94. return 0;
  95. /* no buffer processed */
  96. if (ccq == 97)
  97. return 1;
  98. /* not all buffers processed */
  99. if (ccq == 96)
  100. return 2;
  101. /* notify devices immediately */
  102. DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
  103. return -EIO;
  104. }
  105. /**
  106. * qdio_do_eqbs - extract buffer states for QEBSM
  107. * @q: queue to manipulate
  108. * @state: state of the extracted buffers
  109. * @start: buffer number to start at
  110. * @count: count of buffers to examine
  111. * @auto_ack: automatically acknowledge buffers
  112. *
  113. * Returns the number of successfully extracted equal buffer states.
  114. * Stops processing if a state is different from the last buffers state.
  115. */
  116. static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
  117. int start, int count, int auto_ack)
  118. {
  119. int rc, tmp_count = count, tmp_start = start, nr = q->nr;
  120. unsigned int ccq = 0;
  121. qperf_inc(q, eqbs);
  122. if (!q->is_input_q)
  123. nr += q->irq_ptr->nr_input_qs;
  124. again:
  125. ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
  126. auto_ack);
  127. rc = qdio_check_ccq(q, ccq);
  128. if (!rc)
  129. return count - tmp_count;
  130. if (rc == 1) {
  131. DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
  132. goto again;
  133. }
  134. if (rc == 2) {
  135. qperf_inc(q, eqbs_partial);
  136. DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS part:%02x",
  137. tmp_count);
  138. return count - tmp_count;
  139. }
  140. DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
  141. DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
  142. q->handler(q->irq_ptr->cdev, QDIO_ERROR_GET_BUF_STATE,
  143. q->nr, q->first_to_kick, count, q->irq_ptr->int_parm);
  144. return 0;
  145. }
  146. /**
  147. * qdio_do_sqbs - set buffer states for QEBSM
  148. * @q: queue to manipulate
  149. * @state: new state of the buffers
  150. * @start: first buffer number to change
  151. * @count: how many buffers to change
  152. *
  153. * Returns the number of successfully changed buffers.
  154. * Does retrying until the specified count of buffer states is set or an
  155. * error occurs.
  156. */
  157. static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
  158. int count)
  159. {
  160. unsigned int ccq = 0;
  161. int tmp_count = count, tmp_start = start;
  162. int nr = q->nr;
  163. int rc;
  164. if (!count)
  165. return 0;
  166. qperf_inc(q, sqbs);
  167. if (!q->is_input_q)
  168. nr += q->irq_ptr->nr_input_qs;
  169. again:
  170. ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
  171. rc = qdio_check_ccq(q, ccq);
  172. if (!rc) {
  173. WARN_ON_ONCE(tmp_count);
  174. return count - tmp_count;
  175. }
  176. if (rc == 1 || rc == 2) {
  177. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
  178. qperf_inc(q, sqbs_partial);
  179. goto again;
  180. }
  181. DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
  182. DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
  183. q->handler(q->irq_ptr->cdev, QDIO_ERROR_SET_BUF_STATE,
  184. q->nr, q->first_to_kick, count, q->irq_ptr->int_parm);
  185. return 0;
  186. }
  187. /*
  188. * Returns number of examined buffers and their common state in *state.
  189. * Requested number of buffers-to-examine must be > 0.
  190. */
  191. static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
  192. unsigned char *state, unsigned int count,
  193. int auto_ack, int merge_pending)
  194. {
  195. unsigned char __state = 0;
  196. int i;
  197. if (is_qebsm(q))
  198. return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
  199. /* get initial state: */
  200. __state = q->slsb.val[bufnr];
  201. if (merge_pending && __state == SLSB_P_OUTPUT_PENDING)
  202. __state = SLSB_P_OUTPUT_EMPTY;
  203. for (i = 1; i < count; i++) {
  204. bufnr = next_buf(bufnr);
  205. /* merge PENDING into EMPTY: */
  206. if (merge_pending &&
  207. q->slsb.val[bufnr] == SLSB_P_OUTPUT_PENDING &&
  208. __state == SLSB_P_OUTPUT_EMPTY)
  209. continue;
  210. /* stop if next state differs from initial state: */
  211. if (q->slsb.val[bufnr] != __state)
  212. break;
  213. }
  214. *state = __state;
  215. return i;
  216. }
  217. static inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
  218. unsigned char *state, int auto_ack)
  219. {
  220. return get_buf_states(q, bufnr, state, 1, auto_ack, 0);
  221. }
  222. /* wrap-around safe setting of slsb states, returns number of changed buffers */
  223. static inline int set_buf_states(struct qdio_q *q, int bufnr,
  224. unsigned char state, int count)
  225. {
  226. int i;
  227. if (is_qebsm(q))
  228. return qdio_do_sqbs(q, state, bufnr, count);
  229. for (i = 0; i < count; i++) {
  230. xchg(&q->slsb.val[bufnr], state);
  231. bufnr = next_buf(bufnr);
  232. }
  233. return count;
  234. }
  235. static inline int set_buf_state(struct qdio_q *q, int bufnr,
  236. unsigned char state)
  237. {
  238. return set_buf_states(q, bufnr, state, 1);
  239. }
  240. /* set slsb states to initial state */
  241. static void qdio_init_buf_states(struct qdio_irq *irq_ptr)
  242. {
  243. struct qdio_q *q;
  244. int i;
  245. for_each_input_queue(irq_ptr, q, i)
  246. set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
  247. QDIO_MAX_BUFFERS_PER_Q);
  248. for_each_output_queue(irq_ptr, q, i)
  249. set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
  250. QDIO_MAX_BUFFERS_PER_Q);
  251. }
  252. static inline int qdio_siga_sync(struct qdio_q *q, unsigned int output,
  253. unsigned int input)
  254. {
  255. unsigned long schid = *((u32 *) &q->irq_ptr->schid);
  256. unsigned int fc = QDIO_SIGA_SYNC;
  257. int cc;
  258. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
  259. qperf_inc(q, siga_sync);
  260. if (is_qebsm(q)) {
  261. schid = q->irq_ptr->sch_token;
  262. fc |= QDIO_SIGA_QEBSM_FLAG;
  263. }
  264. cc = do_siga_sync(schid, output, input, fc);
  265. if (unlikely(cc))
  266. DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
  267. return (cc) ? -EIO : 0;
  268. }
  269. static inline int qdio_siga_sync_q(struct qdio_q *q)
  270. {
  271. if (q->is_input_q)
  272. return qdio_siga_sync(q, 0, q->mask);
  273. else
  274. return qdio_siga_sync(q, q->mask, 0);
  275. }
  276. static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit,
  277. unsigned long aob)
  278. {
  279. unsigned long schid = *((u32 *) &q->irq_ptr->schid);
  280. unsigned int fc = QDIO_SIGA_WRITE;
  281. u64 start_time = 0;
  282. int retries = 0, cc;
  283. unsigned long laob = 0;
  284. WARN_ON_ONCE(aob && ((queue_type(q) != QDIO_IQDIO_QFMT) ||
  285. !q->u.out.use_cq));
  286. if (q->u.out.use_cq && aob != 0) {
  287. fc = QDIO_SIGA_WRITEQ;
  288. laob = aob;
  289. }
  290. if (is_qebsm(q)) {
  291. schid = q->irq_ptr->sch_token;
  292. fc |= QDIO_SIGA_QEBSM_FLAG;
  293. }
  294. again:
  295. cc = do_siga_output(schid, q->mask, busy_bit, fc, laob);
  296. /* hipersocket busy condition */
  297. if (unlikely(*busy_bit)) {
  298. retries++;
  299. if (!start_time) {
  300. start_time = get_tod_clock_fast();
  301. goto again;
  302. }
  303. if (get_tod_clock_fast() - start_time < QDIO_BUSY_BIT_PATIENCE)
  304. goto again;
  305. }
  306. if (retries) {
  307. DBF_DEV_EVENT(DBF_WARN, q->irq_ptr,
  308. "%4x cc2 BB1:%1d", SCH_NO(q), q->nr);
  309. DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "count:%u", retries);
  310. }
  311. return cc;
  312. }
  313. static inline int qdio_siga_input(struct qdio_q *q)
  314. {
  315. unsigned long schid = *((u32 *) &q->irq_ptr->schid);
  316. unsigned int fc = QDIO_SIGA_READ;
  317. int cc;
  318. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
  319. qperf_inc(q, siga_read);
  320. if (is_qebsm(q)) {
  321. schid = q->irq_ptr->sch_token;
  322. fc |= QDIO_SIGA_QEBSM_FLAG;
  323. }
  324. cc = do_siga_input(schid, q->mask, fc);
  325. if (unlikely(cc))
  326. DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
  327. return (cc) ? -EIO : 0;
  328. }
  329. #define qdio_siga_sync_out(q) qdio_siga_sync(q, ~0U, 0)
  330. #define qdio_siga_sync_all(q) qdio_siga_sync(q, ~0U, ~0U)
  331. static inline void qdio_sync_queues(struct qdio_q *q)
  332. {
  333. /* PCI capable outbound queues will also be scanned so sync them too */
  334. if (pci_out_supported(q))
  335. qdio_siga_sync_all(q);
  336. else
  337. qdio_siga_sync_q(q);
  338. }
  339. int debug_get_buf_state(struct qdio_q *q, unsigned int bufnr,
  340. unsigned char *state)
  341. {
  342. if (need_siga_sync(q))
  343. qdio_siga_sync_q(q);
  344. return get_buf_states(q, bufnr, state, 1, 0, 0);
  345. }
  346. static inline void qdio_stop_polling(struct qdio_q *q)
  347. {
  348. if (!q->u.in.polling)
  349. return;
  350. q->u.in.polling = 0;
  351. qperf_inc(q, stop_polling);
  352. /* show the card that we are not polling anymore */
  353. if (is_qebsm(q)) {
  354. set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
  355. q->u.in.ack_count);
  356. q->u.in.ack_count = 0;
  357. } else
  358. set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
  359. }
  360. static inline void account_sbals(struct qdio_q *q, unsigned int count)
  361. {
  362. int pos;
  363. q->q_stats.nr_sbal_total += count;
  364. if (count == QDIO_MAX_BUFFERS_MASK) {
  365. q->q_stats.nr_sbals[7]++;
  366. return;
  367. }
  368. pos = ilog2(count);
  369. q->q_stats.nr_sbals[pos]++;
  370. }
  371. static void process_buffer_error(struct qdio_q *q, int count)
  372. {
  373. unsigned char state = (q->is_input_q) ? SLSB_P_INPUT_NOT_INIT :
  374. SLSB_P_OUTPUT_NOT_INIT;
  375. q->qdio_error = QDIO_ERROR_SLSB_STATE;
  376. /* special handling for no target buffer empty */
  377. if ((!q->is_input_q &&
  378. (q->sbal[q->first_to_check]->element[15].sflags) == 0x10)) {
  379. qperf_inc(q, target_full);
  380. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%02x",
  381. q->first_to_check);
  382. goto set;
  383. }
  384. DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
  385. DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
  386. DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
  387. DBF_ERROR("F14:%2x F15:%2x",
  388. q->sbal[q->first_to_check]->element[14].sflags,
  389. q->sbal[q->first_to_check]->element[15].sflags);
  390. set:
  391. /*
  392. * Interrupts may be avoided as long as the error is present
  393. * so change the buffer state immediately to avoid starvation.
  394. */
  395. set_buf_states(q, q->first_to_check, state, count);
  396. }
  397. static inline void inbound_primed(struct qdio_q *q, int count)
  398. {
  399. int new;
  400. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim:%1d %02x", q->nr, count);
  401. /* for QEBSM the ACK was already set by EQBS */
  402. if (is_qebsm(q)) {
  403. if (!q->u.in.polling) {
  404. q->u.in.polling = 1;
  405. q->u.in.ack_count = count;
  406. q->u.in.ack_start = q->first_to_check;
  407. return;
  408. }
  409. /* delete the previous ACK's */
  410. set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
  411. q->u.in.ack_count);
  412. q->u.in.ack_count = count;
  413. q->u.in.ack_start = q->first_to_check;
  414. return;
  415. }
  416. /*
  417. * ACK the newest buffer. The ACK will be removed in qdio_stop_polling
  418. * or by the next inbound run.
  419. */
  420. new = add_buf(q->first_to_check, count - 1);
  421. if (q->u.in.polling) {
  422. /* reset the previous ACK but first set the new one */
  423. set_buf_state(q, new, SLSB_P_INPUT_ACK);
  424. set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
  425. } else {
  426. q->u.in.polling = 1;
  427. set_buf_state(q, new, SLSB_P_INPUT_ACK);
  428. }
  429. q->u.in.ack_start = new;
  430. count--;
  431. if (!count)
  432. return;
  433. /* need to change ALL buffers to get more interrupts */
  434. set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT, count);
  435. }
  436. static int get_inbound_buffer_frontier(struct qdio_q *q)
  437. {
  438. int count, stop;
  439. unsigned char state = 0;
  440. q->timestamp = get_tod_clock_fast();
  441. /*
  442. * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
  443. * would return 0.
  444. */
  445. count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
  446. stop = add_buf(q->first_to_check, count);
  447. if (q->first_to_check == stop)
  448. goto out;
  449. /*
  450. * No siga sync here, as a PCI or we after a thin interrupt
  451. * already sync'ed the queues.
  452. */
  453. count = get_buf_states(q, q->first_to_check, &state, count, 1, 0);
  454. if (!count)
  455. goto out;
  456. switch (state) {
  457. case SLSB_P_INPUT_PRIMED:
  458. inbound_primed(q, count);
  459. q->first_to_check = add_buf(q->first_to_check, count);
  460. if (atomic_sub_return(count, &q->nr_buf_used) == 0)
  461. qperf_inc(q, inbound_queue_full);
  462. if (q->irq_ptr->perf_stat_enabled)
  463. account_sbals(q, count);
  464. break;
  465. case SLSB_P_INPUT_ERROR:
  466. process_buffer_error(q, count);
  467. q->first_to_check = add_buf(q->first_to_check, count);
  468. atomic_sub(count, &q->nr_buf_used);
  469. if (q->irq_ptr->perf_stat_enabled)
  470. account_sbals_error(q, count);
  471. break;
  472. case SLSB_CU_INPUT_EMPTY:
  473. case SLSB_P_INPUT_NOT_INIT:
  474. case SLSB_P_INPUT_ACK:
  475. if (q->irq_ptr->perf_stat_enabled)
  476. q->q_stats.nr_sbal_nop++;
  477. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop:%1d %#02x",
  478. q->nr, q->first_to_check);
  479. break;
  480. default:
  481. WARN_ON_ONCE(1);
  482. }
  483. out:
  484. return q->first_to_check;
  485. }
  486. static int qdio_inbound_q_moved(struct qdio_q *q)
  487. {
  488. int bufnr;
  489. bufnr = get_inbound_buffer_frontier(q);
  490. if (bufnr != q->last_move) {
  491. q->last_move = bufnr;
  492. if (!is_thinint_irq(q->irq_ptr) && MACHINE_IS_LPAR)
  493. q->u.in.timestamp = get_tod_clock();
  494. return 1;
  495. } else
  496. return 0;
  497. }
  498. static inline int qdio_inbound_q_done(struct qdio_q *q)
  499. {
  500. unsigned char state = 0;
  501. if (!atomic_read(&q->nr_buf_used))
  502. return 1;
  503. if (need_siga_sync(q))
  504. qdio_siga_sync_q(q);
  505. get_buf_state(q, q->first_to_check, &state, 0);
  506. if (state == SLSB_P_INPUT_PRIMED || state == SLSB_P_INPUT_ERROR)
  507. /* more work coming */
  508. return 0;
  509. if (is_thinint_irq(q->irq_ptr))
  510. return 1;
  511. /* don't poll under z/VM */
  512. if (MACHINE_IS_VM)
  513. return 1;
  514. /*
  515. * At this point we know, that inbound first_to_check
  516. * has (probably) not moved (see qdio_inbound_processing).
  517. */
  518. if (get_tod_clock_fast() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
  519. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%02x",
  520. q->first_to_check);
  521. return 1;
  522. } else
  523. return 0;
  524. }
  525. static inline int contains_aobs(struct qdio_q *q)
  526. {
  527. return !q->is_input_q && q->u.out.use_cq;
  528. }
  529. static inline void qdio_handle_aobs(struct qdio_q *q, int start, int count)
  530. {
  531. unsigned char state = 0;
  532. int j, b = start;
  533. if (!contains_aobs(q))
  534. return;
  535. for (j = 0; j < count; ++j) {
  536. get_buf_state(q, b, &state, 0);
  537. if (state == SLSB_P_OUTPUT_PENDING) {
  538. struct qaob *aob = q->u.out.aobs[b];
  539. if (aob == NULL)
  540. continue;
  541. q->u.out.sbal_state[b].flags |=
  542. QDIO_OUTBUF_STATE_FLAG_PENDING;
  543. q->u.out.aobs[b] = NULL;
  544. } else if (state == SLSB_P_OUTPUT_EMPTY) {
  545. q->u.out.sbal_state[b].aob = NULL;
  546. }
  547. b = next_buf(b);
  548. }
  549. }
  550. static inline unsigned long qdio_aob_for_buffer(struct qdio_output_q *q,
  551. int bufnr)
  552. {
  553. unsigned long phys_aob = 0;
  554. if (!q->use_cq)
  555. return 0;
  556. if (!q->aobs[bufnr]) {
  557. struct qaob *aob = qdio_allocate_aob();
  558. q->aobs[bufnr] = aob;
  559. }
  560. if (q->aobs[bufnr]) {
  561. q->sbal_state[bufnr].aob = q->aobs[bufnr];
  562. q->aobs[bufnr]->user1 = (u64) q->sbal_state[bufnr].user;
  563. phys_aob = virt_to_phys(q->aobs[bufnr]);
  564. WARN_ON_ONCE(phys_aob & 0xFF);
  565. }
  566. q->sbal_state[bufnr].flags = 0;
  567. return phys_aob;
  568. }
  569. static void qdio_kick_handler(struct qdio_q *q)
  570. {
  571. int start = q->first_to_kick;
  572. int end = q->first_to_check;
  573. int count;
  574. if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
  575. return;
  576. count = sub_buf(end, start);
  577. if (q->is_input_q) {
  578. qperf_inc(q, inbound_handler);
  579. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%02x c:%02x", start, count);
  580. } else {
  581. qperf_inc(q, outbound_handler);
  582. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: s:%02x c:%02x",
  583. start, count);
  584. }
  585. qdio_handle_aobs(q, start, count);
  586. q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
  587. q->irq_ptr->int_parm);
  588. /* for the next time */
  589. q->first_to_kick = end;
  590. q->qdio_error = 0;
  591. }
  592. static inline int qdio_tasklet_schedule(struct qdio_q *q)
  593. {
  594. if (likely(q->irq_ptr->state == QDIO_IRQ_STATE_ACTIVE)) {
  595. tasklet_schedule(&q->tasklet);
  596. return 0;
  597. }
  598. return -EPERM;
  599. }
  600. static void __qdio_inbound_processing(struct qdio_q *q)
  601. {
  602. qperf_inc(q, tasklet_inbound);
  603. if (!qdio_inbound_q_moved(q))
  604. return;
  605. qdio_kick_handler(q);
  606. if (!qdio_inbound_q_done(q)) {
  607. /* means poll time is not yet over */
  608. qperf_inc(q, tasklet_inbound_resched);
  609. if (!qdio_tasklet_schedule(q))
  610. return;
  611. }
  612. qdio_stop_polling(q);
  613. /*
  614. * We need to check again to not lose initiative after
  615. * resetting the ACK state.
  616. */
  617. if (!qdio_inbound_q_done(q)) {
  618. qperf_inc(q, tasklet_inbound_resched2);
  619. qdio_tasklet_schedule(q);
  620. }
  621. }
  622. void qdio_inbound_processing(unsigned long data)
  623. {
  624. struct qdio_q *q = (struct qdio_q *)data;
  625. __qdio_inbound_processing(q);
  626. }
  627. static int get_outbound_buffer_frontier(struct qdio_q *q)
  628. {
  629. int count, stop;
  630. unsigned char state = 0;
  631. q->timestamp = get_tod_clock_fast();
  632. if (need_siga_sync(q))
  633. if (((queue_type(q) != QDIO_IQDIO_QFMT) &&
  634. !pci_out_supported(q)) ||
  635. (queue_type(q) == QDIO_IQDIO_QFMT &&
  636. multicast_outbound(q)))
  637. qdio_siga_sync_q(q);
  638. /*
  639. * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
  640. * would return 0.
  641. */
  642. count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
  643. stop = add_buf(q->first_to_check, count);
  644. if (q->first_to_check == stop)
  645. goto out;
  646. count = get_buf_states(q, q->first_to_check, &state, count, 0, 1);
  647. if (!count)
  648. goto out;
  649. switch (state) {
  650. case SLSB_P_OUTPUT_EMPTY:
  651. case SLSB_P_OUTPUT_PENDING:
  652. /* the adapter got it */
  653. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr,
  654. "out empty:%1d %02x", q->nr, count);
  655. atomic_sub(count, &q->nr_buf_used);
  656. q->first_to_check = add_buf(q->first_to_check, count);
  657. if (q->irq_ptr->perf_stat_enabled)
  658. account_sbals(q, count);
  659. break;
  660. case SLSB_P_OUTPUT_ERROR:
  661. process_buffer_error(q, count);
  662. q->first_to_check = add_buf(q->first_to_check, count);
  663. atomic_sub(count, &q->nr_buf_used);
  664. if (q->irq_ptr->perf_stat_enabled)
  665. account_sbals_error(q, count);
  666. break;
  667. case SLSB_CU_OUTPUT_PRIMED:
  668. /* the adapter has not fetched the output yet */
  669. if (q->irq_ptr->perf_stat_enabled)
  670. q->q_stats.nr_sbal_nop++;
  671. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d",
  672. q->nr);
  673. break;
  674. case SLSB_P_OUTPUT_NOT_INIT:
  675. case SLSB_P_OUTPUT_HALTED:
  676. break;
  677. default:
  678. WARN_ON_ONCE(1);
  679. }
  680. out:
  681. return q->first_to_check;
  682. }
  683. /* all buffers processed? */
  684. static inline int qdio_outbound_q_done(struct qdio_q *q)
  685. {
  686. return atomic_read(&q->nr_buf_used) == 0;
  687. }
  688. static inline int qdio_outbound_q_moved(struct qdio_q *q)
  689. {
  690. int bufnr;
  691. bufnr = get_outbound_buffer_frontier(q);
  692. if (bufnr != q->last_move) {
  693. q->last_move = bufnr;
  694. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
  695. return 1;
  696. } else
  697. return 0;
  698. }
  699. static int qdio_kick_outbound_q(struct qdio_q *q, unsigned long aob)
  700. {
  701. int retries = 0, cc;
  702. unsigned int busy_bit;
  703. if (!need_siga_out(q))
  704. return 0;
  705. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
  706. retry:
  707. qperf_inc(q, siga_write);
  708. cc = qdio_siga_output(q, &busy_bit, aob);
  709. switch (cc) {
  710. case 0:
  711. break;
  712. case 2:
  713. if (busy_bit) {
  714. while (++retries < QDIO_BUSY_BIT_RETRIES) {
  715. mdelay(QDIO_BUSY_BIT_RETRY_DELAY);
  716. goto retry;
  717. }
  718. DBF_ERROR("%4x cc2 BBC:%1d", SCH_NO(q), q->nr);
  719. cc = -EBUSY;
  720. } else {
  721. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
  722. cc = -ENOBUFS;
  723. }
  724. break;
  725. case 1:
  726. case 3:
  727. DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
  728. cc = -EIO;
  729. break;
  730. }
  731. if (retries) {
  732. DBF_ERROR("%4x cc2 BB2:%1d", SCH_NO(q), q->nr);
  733. DBF_ERROR("count:%u", retries);
  734. }
  735. return cc;
  736. }
  737. static void __qdio_outbound_processing(struct qdio_q *q)
  738. {
  739. qperf_inc(q, tasklet_outbound);
  740. WARN_ON_ONCE(atomic_read(&q->nr_buf_used) < 0);
  741. if (qdio_outbound_q_moved(q))
  742. qdio_kick_handler(q);
  743. if (queue_type(q) == QDIO_ZFCP_QFMT)
  744. if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
  745. goto sched;
  746. if (q->u.out.pci_out_enabled)
  747. return;
  748. /*
  749. * Now we know that queue type is either qeth without pci enabled
  750. * or HiperSockets. Make sure buffer switch from PRIMED to EMPTY
  751. * is noticed and outbound_handler is called after some time.
  752. */
  753. if (qdio_outbound_q_done(q))
  754. del_timer_sync(&q->u.out.timer);
  755. else
  756. if (!timer_pending(&q->u.out.timer) &&
  757. likely(q->irq_ptr->state == QDIO_IRQ_STATE_ACTIVE))
  758. mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
  759. return;
  760. sched:
  761. qdio_tasklet_schedule(q);
  762. }
  763. /* outbound tasklet */
  764. void qdio_outbound_processing(unsigned long data)
  765. {
  766. struct qdio_q *q = (struct qdio_q *)data;
  767. __qdio_outbound_processing(q);
  768. }
  769. void qdio_outbound_timer(unsigned long data)
  770. {
  771. struct qdio_q *q = (struct qdio_q *)data;
  772. qdio_tasklet_schedule(q);
  773. }
  774. static inline void qdio_check_outbound_after_thinint(struct qdio_q *q)
  775. {
  776. struct qdio_q *out;
  777. int i;
  778. if (!pci_out_supported(q))
  779. return;
  780. for_each_output_queue(q->irq_ptr, out, i)
  781. if (!qdio_outbound_q_done(out))
  782. qdio_tasklet_schedule(out);
  783. }
  784. static void __tiqdio_inbound_processing(struct qdio_q *q)
  785. {
  786. qperf_inc(q, tasklet_inbound);
  787. if (need_siga_sync(q) && need_siga_sync_after_ai(q))
  788. qdio_sync_queues(q);
  789. /*
  790. * The interrupt could be caused by a PCI request. Check the
  791. * PCI capable outbound queues.
  792. */
  793. qdio_check_outbound_after_thinint(q);
  794. if (!qdio_inbound_q_moved(q))
  795. return;
  796. qdio_kick_handler(q);
  797. if (!qdio_inbound_q_done(q)) {
  798. qperf_inc(q, tasklet_inbound_resched);
  799. if (!qdio_tasklet_schedule(q))
  800. return;
  801. }
  802. qdio_stop_polling(q);
  803. /*
  804. * We need to check again to not lose initiative after
  805. * resetting the ACK state.
  806. */
  807. if (!qdio_inbound_q_done(q)) {
  808. qperf_inc(q, tasklet_inbound_resched2);
  809. qdio_tasklet_schedule(q);
  810. }
  811. }
  812. void tiqdio_inbound_processing(unsigned long data)
  813. {
  814. struct qdio_q *q = (struct qdio_q *)data;
  815. __tiqdio_inbound_processing(q);
  816. }
  817. static inline void qdio_set_state(struct qdio_irq *irq_ptr,
  818. enum qdio_irq_states state)
  819. {
  820. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
  821. irq_ptr->state = state;
  822. mb();
  823. }
  824. static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
  825. {
  826. if (irb->esw.esw0.erw.cons) {
  827. DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
  828. DBF_ERROR_HEX(irb, 64);
  829. DBF_ERROR_HEX(irb->ecw, 64);
  830. }
  831. }
  832. /* PCI interrupt handler */
  833. static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
  834. {
  835. int i;
  836. struct qdio_q *q;
  837. if (unlikely(irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
  838. return;
  839. for_each_input_queue(irq_ptr, q, i) {
  840. if (q->u.in.queue_start_poll) {
  841. /* skip if polling is enabled or already in work */
  842. if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
  843. &q->u.in.queue_irq_state)) {
  844. qperf_inc(q, int_discarded);
  845. continue;
  846. }
  847. q->u.in.queue_start_poll(q->irq_ptr->cdev, q->nr,
  848. q->irq_ptr->int_parm);
  849. } else {
  850. tasklet_schedule(&q->tasklet);
  851. }
  852. }
  853. if (!(irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED))
  854. return;
  855. for_each_output_queue(irq_ptr, q, i) {
  856. if (qdio_outbound_q_done(q))
  857. continue;
  858. if (need_siga_sync(q) && need_siga_sync_out_after_pci(q))
  859. qdio_siga_sync_q(q);
  860. qdio_tasklet_schedule(q);
  861. }
  862. }
  863. static void qdio_handle_activate_check(struct ccw_device *cdev,
  864. unsigned long intparm, int cstat, int dstat)
  865. {
  866. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  867. struct qdio_q *q;
  868. int count;
  869. DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
  870. DBF_ERROR("intp :%lx", intparm);
  871. DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
  872. if (irq_ptr->nr_input_qs) {
  873. q = irq_ptr->input_qs[0];
  874. } else if (irq_ptr->nr_output_qs) {
  875. q = irq_ptr->output_qs[0];
  876. } else {
  877. dump_stack();
  878. goto no_handler;
  879. }
  880. count = sub_buf(q->first_to_check, q->first_to_kick);
  881. q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE,
  882. q->nr, q->first_to_kick, count, irq_ptr->int_parm);
  883. no_handler:
  884. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  885. /*
  886. * In case of z/VM LGR (Live Guest Migration) QDIO recovery will happen.
  887. * Therefore we call the LGR detection function here.
  888. */
  889. lgr_info_log();
  890. }
  891. static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
  892. int dstat)
  893. {
  894. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  895. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
  896. if (cstat)
  897. goto error;
  898. if (dstat & ~(DEV_STAT_DEV_END | DEV_STAT_CHN_END))
  899. goto error;
  900. if (!(dstat & DEV_STAT_DEV_END))
  901. goto error;
  902. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
  903. return;
  904. error:
  905. DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
  906. DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
  907. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  908. }
  909. /* qdio interrupt handler */
  910. void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
  911. struct irb *irb)
  912. {
  913. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  914. struct subchannel_id schid;
  915. int cstat, dstat;
  916. if (!intparm || !irq_ptr) {
  917. ccw_device_get_schid(cdev, &schid);
  918. DBF_ERROR("qint:%4x", schid.sch_no);
  919. return;
  920. }
  921. if (irq_ptr->perf_stat_enabled)
  922. irq_ptr->perf_stat.qdio_int++;
  923. if (IS_ERR(irb)) {
  924. DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
  925. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  926. wake_up(&cdev->private->wait_q);
  927. return;
  928. }
  929. qdio_irq_check_sense(irq_ptr, irb);
  930. cstat = irb->scsw.cmd.cstat;
  931. dstat = irb->scsw.cmd.dstat;
  932. switch (irq_ptr->state) {
  933. case QDIO_IRQ_STATE_INACTIVE:
  934. qdio_establish_handle_irq(cdev, cstat, dstat);
  935. break;
  936. case QDIO_IRQ_STATE_CLEANUP:
  937. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  938. break;
  939. case QDIO_IRQ_STATE_ESTABLISHED:
  940. case QDIO_IRQ_STATE_ACTIVE:
  941. if (cstat & SCHN_STAT_PCI) {
  942. qdio_int_handler_pci(irq_ptr);
  943. return;
  944. }
  945. if (cstat || dstat)
  946. qdio_handle_activate_check(cdev, intparm, cstat,
  947. dstat);
  948. break;
  949. case QDIO_IRQ_STATE_STOPPED:
  950. break;
  951. default:
  952. WARN_ON_ONCE(1);
  953. }
  954. wake_up(&cdev->private->wait_q);
  955. }
  956. /**
  957. * qdio_get_ssqd_desc - get qdio subchannel description
  958. * @cdev: ccw device to get description for
  959. * @data: where to store the ssqd
  960. *
  961. * Returns 0 or an error code. The results of the chsc are stored in the
  962. * specified structure.
  963. */
  964. int qdio_get_ssqd_desc(struct ccw_device *cdev,
  965. struct qdio_ssqd_desc *data)
  966. {
  967. struct subchannel_id schid;
  968. if (!cdev || !cdev->private)
  969. return -EINVAL;
  970. ccw_device_get_schid(cdev, &schid);
  971. DBF_EVENT("get ssqd:%4x", schid.sch_no);
  972. return qdio_setup_get_ssqd(NULL, &schid, data);
  973. }
  974. EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
  975. static void qdio_shutdown_queues(struct ccw_device *cdev)
  976. {
  977. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  978. struct qdio_q *q;
  979. int i;
  980. for_each_input_queue(irq_ptr, q, i)
  981. tasklet_kill(&q->tasklet);
  982. for_each_output_queue(irq_ptr, q, i) {
  983. del_timer_sync(&q->u.out.timer);
  984. tasklet_kill(&q->tasklet);
  985. }
  986. }
  987. /**
  988. * qdio_shutdown - shut down a qdio subchannel
  989. * @cdev: associated ccw device
  990. * @how: use halt or clear to shutdown
  991. */
  992. int qdio_shutdown(struct ccw_device *cdev, int how)
  993. {
  994. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  995. struct subchannel_id schid;
  996. int rc;
  997. if (!irq_ptr)
  998. return -ENODEV;
  999. WARN_ON_ONCE(irqs_disabled());
  1000. ccw_device_get_schid(cdev, &schid);
  1001. DBF_EVENT("qshutdown:%4x", schid.sch_no);
  1002. mutex_lock(&irq_ptr->setup_mutex);
  1003. /*
  1004. * Subchannel was already shot down. We cannot prevent being called
  1005. * twice since cio may trigger a shutdown asynchronously.
  1006. */
  1007. if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
  1008. mutex_unlock(&irq_ptr->setup_mutex);
  1009. return 0;
  1010. }
  1011. /*
  1012. * Indicate that the device is going down. Scheduling the queue
  1013. * tasklets is forbidden from here on.
  1014. */
  1015. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  1016. tiqdio_remove_input_queues(irq_ptr);
  1017. qdio_shutdown_queues(cdev);
  1018. qdio_shutdown_debug_entries(irq_ptr);
  1019. /* cleanup subchannel */
  1020. spin_lock_irq(get_ccwdev_lock(cdev));
  1021. if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
  1022. rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
  1023. else
  1024. /* default behaviour is halt */
  1025. rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
  1026. if (rc) {
  1027. DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
  1028. DBF_ERROR("rc:%4d", rc);
  1029. goto no_cleanup;
  1030. }
  1031. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
  1032. spin_unlock_irq(get_ccwdev_lock(cdev));
  1033. wait_event_interruptible_timeout(cdev->private->wait_q,
  1034. irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
  1035. irq_ptr->state == QDIO_IRQ_STATE_ERR,
  1036. 10 * HZ);
  1037. spin_lock_irq(get_ccwdev_lock(cdev));
  1038. no_cleanup:
  1039. qdio_shutdown_thinint(irq_ptr);
  1040. /* restore interrupt handler */
  1041. if ((void *)cdev->handler == (void *)qdio_int_handler)
  1042. cdev->handler = irq_ptr->orig_handler;
  1043. spin_unlock_irq(get_ccwdev_lock(cdev));
  1044. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  1045. mutex_unlock(&irq_ptr->setup_mutex);
  1046. if (rc)
  1047. return rc;
  1048. return 0;
  1049. }
  1050. EXPORT_SYMBOL_GPL(qdio_shutdown);
  1051. /**
  1052. * qdio_free - free data structures for a qdio subchannel
  1053. * @cdev: associated ccw device
  1054. */
  1055. int qdio_free(struct ccw_device *cdev)
  1056. {
  1057. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  1058. struct subchannel_id schid;
  1059. if (!irq_ptr)
  1060. return -ENODEV;
  1061. ccw_device_get_schid(cdev, &schid);
  1062. DBF_EVENT("qfree:%4x", schid.sch_no);
  1063. DBF_DEV_EVENT(DBF_ERR, irq_ptr, "dbf abandoned");
  1064. mutex_lock(&irq_ptr->setup_mutex);
  1065. irq_ptr->debug_area = NULL;
  1066. cdev->private->qdio_data = NULL;
  1067. mutex_unlock(&irq_ptr->setup_mutex);
  1068. qdio_release_memory(irq_ptr);
  1069. return 0;
  1070. }
  1071. EXPORT_SYMBOL_GPL(qdio_free);
  1072. /**
  1073. * qdio_allocate - allocate qdio queues and associated data
  1074. * @init_data: initialization data
  1075. */
  1076. int qdio_allocate(struct qdio_initialize *init_data)
  1077. {
  1078. struct subchannel_id schid;
  1079. struct qdio_irq *irq_ptr;
  1080. ccw_device_get_schid(init_data->cdev, &schid);
  1081. DBF_EVENT("qallocate:%4x", schid.sch_no);
  1082. if ((init_data->no_input_qs && !init_data->input_handler) ||
  1083. (init_data->no_output_qs && !init_data->output_handler))
  1084. return -EINVAL;
  1085. if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
  1086. (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
  1087. return -EINVAL;
  1088. if ((!init_data->input_sbal_addr_array) ||
  1089. (!init_data->output_sbal_addr_array))
  1090. return -EINVAL;
  1091. /* irq_ptr must be in GFP_DMA since it contains ccw1.cda */
  1092. irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  1093. if (!irq_ptr)
  1094. goto out_err;
  1095. mutex_init(&irq_ptr->setup_mutex);
  1096. if (qdio_allocate_dbf(init_data, irq_ptr))
  1097. goto out_rel;
  1098. /*
  1099. * Allocate a page for the chsc calls in qdio_establish.
  1100. * Must be pre-allocated since a zfcp recovery will call
  1101. * qdio_establish. In case of low memory and swap on a zfcp disk
  1102. * we may not be able to allocate memory otherwise.
  1103. */
  1104. irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
  1105. if (!irq_ptr->chsc_page)
  1106. goto out_rel;
  1107. /* qdr is used in ccw1.cda which is u32 */
  1108. irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  1109. if (!irq_ptr->qdr)
  1110. goto out_rel;
  1111. if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
  1112. init_data->no_output_qs))
  1113. goto out_rel;
  1114. init_data->cdev->private->qdio_data = irq_ptr;
  1115. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  1116. return 0;
  1117. out_rel:
  1118. qdio_release_memory(irq_ptr);
  1119. out_err:
  1120. return -ENOMEM;
  1121. }
  1122. EXPORT_SYMBOL_GPL(qdio_allocate);
  1123. static void qdio_detect_hsicq(struct qdio_irq *irq_ptr)
  1124. {
  1125. struct qdio_q *q = irq_ptr->input_qs[0];
  1126. int i, use_cq = 0;
  1127. if (irq_ptr->nr_input_qs > 1 && queue_type(q) == QDIO_IQDIO_QFMT)
  1128. use_cq = 1;
  1129. for_each_output_queue(irq_ptr, q, i) {
  1130. if (use_cq) {
  1131. if (qdio_enable_async_operation(&q->u.out) < 0) {
  1132. use_cq = 0;
  1133. continue;
  1134. }
  1135. } else
  1136. qdio_disable_async_operation(&q->u.out);
  1137. }
  1138. DBF_EVENT("use_cq:%d", use_cq);
  1139. }
  1140. /**
  1141. * qdio_establish - establish queues on a qdio subchannel
  1142. * @init_data: initialization data
  1143. */
  1144. int qdio_establish(struct qdio_initialize *init_data)
  1145. {
  1146. struct ccw_device *cdev = init_data->cdev;
  1147. struct subchannel_id schid;
  1148. struct qdio_irq *irq_ptr;
  1149. int rc;
  1150. ccw_device_get_schid(cdev, &schid);
  1151. DBF_EVENT("qestablish:%4x", schid.sch_no);
  1152. irq_ptr = cdev->private->qdio_data;
  1153. if (!irq_ptr)
  1154. return -ENODEV;
  1155. mutex_lock(&irq_ptr->setup_mutex);
  1156. qdio_setup_irq(init_data);
  1157. rc = qdio_establish_thinint(irq_ptr);
  1158. if (rc) {
  1159. mutex_unlock(&irq_ptr->setup_mutex);
  1160. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1161. return rc;
  1162. }
  1163. /* establish q */
  1164. irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
  1165. irq_ptr->ccw.flags = CCW_FLAG_SLI;
  1166. irq_ptr->ccw.count = irq_ptr->equeue.count;
  1167. irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
  1168. spin_lock_irq(get_ccwdev_lock(cdev));
  1169. ccw_device_set_options_mask(cdev, 0);
  1170. rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
  1171. spin_unlock_irq(get_ccwdev_lock(cdev));
  1172. if (rc) {
  1173. DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
  1174. DBF_ERROR("rc:%4x", rc);
  1175. mutex_unlock(&irq_ptr->setup_mutex);
  1176. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1177. return rc;
  1178. }
  1179. wait_event_interruptible_timeout(cdev->private->wait_q,
  1180. irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
  1181. irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
  1182. if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
  1183. mutex_unlock(&irq_ptr->setup_mutex);
  1184. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1185. return -EIO;
  1186. }
  1187. qdio_setup_ssqd_info(irq_ptr);
  1188. qdio_detect_hsicq(irq_ptr);
  1189. /* qebsm is now setup if available, initialize buffer states */
  1190. qdio_init_buf_states(irq_ptr);
  1191. mutex_unlock(&irq_ptr->setup_mutex);
  1192. qdio_print_subchannel_info(irq_ptr, cdev);
  1193. qdio_setup_debug_entries(irq_ptr, cdev);
  1194. return 0;
  1195. }
  1196. EXPORT_SYMBOL_GPL(qdio_establish);
  1197. /**
  1198. * qdio_activate - activate queues on a qdio subchannel
  1199. * @cdev: associated cdev
  1200. */
  1201. int qdio_activate(struct ccw_device *cdev)
  1202. {
  1203. struct subchannel_id schid;
  1204. struct qdio_irq *irq_ptr;
  1205. int rc;
  1206. ccw_device_get_schid(cdev, &schid);
  1207. DBF_EVENT("qactivate:%4x", schid.sch_no);
  1208. irq_ptr = cdev->private->qdio_data;
  1209. if (!irq_ptr)
  1210. return -ENODEV;
  1211. mutex_lock(&irq_ptr->setup_mutex);
  1212. if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
  1213. rc = -EBUSY;
  1214. goto out;
  1215. }
  1216. irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
  1217. irq_ptr->ccw.flags = CCW_FLAG_SLI;
  1218. irq_ptr->ccw.count = irq_ptr->aqueue.count;
  1219. irq_ptr->ccw.cda = 0;
  1220. spin_lock_irq(get_ccwdev_lock(cdev));
  1221. ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
  1222. rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
  1223. 0, DOIO_DENY_PREFETCH);
  1224. spin_unlock_irq(get_ccwdev_lock(cdev));
  1225. if (rc) {
  1226. DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
  1227. DBF_ERROR("rc:%4x", rc);
  1228. goto out;
  1229. }
  1230. if (is_thinint_irq(irq_ptr))
  1231. tiqdio_add_input_queues(irq_ptr);
  1232. /* wait for subchannel to become active */
  1233. msleep(5);
  1234. switch (irq_ptr->state) {
  1235. case QDIO_IRQ_STATE_STOPPED:
  1236. case QDIO_IRQ_STATE_ERR:
  1237. rc = -EIO;
  1238. break;
  1239. default:
  1240. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
  1241. rc = 0;
  1242. }
  1243. out:
  1244. mutex_unlock(&irq_ptr->setup_mutex);
  1245. return rc;
  1246. }
  1247. EXPORT_SYMBOL_GPL(qdio_activate);
  1248. static inline int buf_in_between(int bufnr, int start, int count)
  1249. {
  1250. int end = add_buf(start, count);
  1251. if (end > start) {
  1252. if (bufnr >= start && bufnr < end)
  1253. return 1;
  1254. else
  1255. return 0;
  1256. }
  1257. /* wrap-around case */
  1258. if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
  1259. (bufnr < end))
  1260. return 1;
  1261. else
  1262. return 0;
  1263. }
  1264. /**
  1265. * handle_inbound - reset processed input buffers
  1266. * @q: queue containing the buffers
  1267. * @callflags: flags
  1268. * @bufnr: first buffer to process
  1269. * @count: how many buffers are emptied
  1270. */
  1271. static int handle_inbound(struct qdio_q *q, unsigned int callflags,
  1272. int bufnr, int count)
  1273. {
  1274. int diff;
  1275. qperf_inc(q, inbound_call);
  1276. if (!q->u.in.polling)
  1277. goto set;
  1278. /* protect against stop polling setting an ACK for an emptied slsb */
  1279. if (count == QDIO_MAX_BUFFERS_PER_Q) {
  1280. /* overwriting everything, just delete polling status */
  1281. q->u.in.polling = 0;
  1282. q->u.in.ack_count = 0;
  1283. goto set;
  1284. } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
  1285. if (is_qebsm(q)) {
  1286. /* partial overwrite, just update ack_start */
  1287. diff = add_buf(bufnr, count);
  1288. diff = sub_buf(diff, q->u.in.ack_start);
  1289. q->u.in.ack_count -= diff;
  1290. if (q->u.in.ack_count <= 0) {
  1291. q->u.in.polling = 0;
  1292. q->u.in.ack_count = 0;
  1293. goto set;
  1294. }
  1295. q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
  1296. }
  1297. else
  1298. /* the only ACK will be deleted, so stop polling */
  1299. q->u.in.polling = 0;
  1300. }
  1301. set:
  1302. count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
  1303. atomic_add(count, &q->nr_buf_used);
  1304. if (need_siga_in(q))
  1305. return qdio_siga_input(q);
  1306. return 0;
  1307. }
  1308. /**
  1309. * handle_outbound - process filled outbound buffers
  1310. * @q: queue containing the buffers
  1311. * @callflags: flags
  1312. * @bufnr: first buffer to process
  1313. * @count: how many buffers are filled
  1314. */
  1315. static int handle_outbound(struct qdio_q *q, unsigned int callflags,
  1316. int bufnr, int count)
  1317. {
  1318. unsigned char state = 0;
  1319. int used, rc = 0;
  1320. qperf_inc(q, outbound_call);
  1321. count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
  1322. used = atomic_add_return(count, &q->nr_buf_used);
  1323. if (used == QDIO_MAX_BUFFERS_PER_Q)
  1324. qperf_inc(q, outbound_queue_full);
  1325. if (callflags & QDIO_FLAG_PCI_OUT) {
  1326. q->u.out.pci_out_enabled = 1;
  1327. qperf_inc(q, pci_request_int);
  1328. } else
  1329. q->u.out.pci_out_enabled = 0;
  1330. if (queue_type(q) == QDIO_IQDIO_QFMT) {
  1331. unsigned long phys_aob = 0;
  1332. /* One SIGA-W per buffer required for unicast HSI */
  1333. WARN_ON_ONCE(count > 1 && !multicast_outbound(q));
  1334. phys_aob = qdio_aob_for_buffer(&q->u.out, bufnr);
  1335. rc = qdio_kick_outbound_q(q, phys_aob);
  1336. } else if (need_siga_sync(q)) {
  1337. rc = qdio_siga_sync_q(q);
  1338. } else if (count < QDIO_MAX_BUFFERS_PER_Q &&
  1339. get_buf_state(q, prev_buf(bufnr), &state, 0) > 0 &&
  1340. state == SLSB_CU_OUTPUT_PRIMED) {
  1341. /* The previous buffer is not processed yet, tack on. */
  1342. qperf_inc(q, fast_requeue);
  1343. } else {
  1344. rc = qdio_kick_outbound_q(q, 0);
  1345. }
  1346. /* in case of SIGA errors we must process the error immediately */
  1347. if (used >= q->u.out.scan_threshold || rc)
  1348. qdio_tasklet_schedule(q);
  1349. else
  1350. /* free the SBALs in case of no further traffic */
  1351. if (!timer_pending(&q->u.out.timer) &&
  1352. likely(q->irq_ptr->state == QDIO_IRQ_STATE_ACTIVE))
  1353. mod_timer(&q->u.out.timer, jiffies + HZ);
  1354. return rc;
  1355. }
  1356. /**
  1357. * do_QDIO - process input or output buffers
  1358. * @cdev: associated ccw_device for the qdio subchannel
  1359. * @callflags: input or output and special flags from the program
  1360. * @q_nr: queue number
  1361. * @bufnr: buffer number
  1362. * @count: how many buffers to process
  1363. */
  1364. int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
  1365. int q_nr, unsigned int bufnr, unsigned int count)
  1366. {
  1367. struct qdio_irq *irq_ptr;
  1368. if (bufnr >= QDIO_MAX_BUFFERS_PER_Q || count > QDIO_MAX_BUFFERS_PER_Q)
  1369. return -EINVAL;
  1370. irq_ptr = cdev->private->qdio_data;
  1371. if (!irq_ptr)
  1372. return -ENODEV;
  1373. DBF_DEV_EVENT(DBF_INFO, irq_ptr,
  1374. "do%02x b:%02x c:%02x", callflags, bufnr, count);
  1375. if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
  1376. return -EIO;
  1377. if (!count)
  1378. return 0;
  1379. if (callflags & QDIO_FLAG_SYNC_INPUT)
  1380. return handle_inbound(irq_ptr->input_qs[q_nr],
  1381. callflags, bufnr, count);
  1382. else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
  1383. return handle_outbound(irq_ptr->output_qs[q_nr],
  1384. callflags, bufnr, count);
  1385. return -EINVAL;
  1386. }
  1387. EXPORT_SYMBOL_GPL(do_QDIO);
  1388. /**
  1389. * qdio_start_irq - process input buffers
  1390. * @cdev: associated ccw_device for the qdio subchannel
  1391. * @nr: input queue number
  1392. *
  1393. * Return codes
  1394. * 0 - success
  1395. * 1 - irqs not started since new data is available
  1396. */
  1397. int qdio_start_irq(struct ccw_device *cdev, int nr)
  1398. {
  1399. struct qdio_q *q;
  1400. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  1401. if (!irq_ptr)
  1402. return -ENODEV;
  1403. q = irq_ptr->input_qs[nr];
  1404. clear_nonshared_ind(irq_ptr);
  1405. qdio_stop_polling(q);
  1406. clear_bit(QDIO_QUEUE_IRQS_DISABLED, &q->u.in.queue_irq_state);
  1407. /*
  1408. * We need to check again to not lose initiative after
  1409. * resetting the ACK state.
  1410. */
  1411. if (test_nonshared_ind(irq_ptr))
  1412. goto rescan;
  1413. if (!qdio_inbound_q_done(q))
  1414. goto rescan;
  1415. return 0;
  1416. rescan:
  1417. if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
  1418. &q->u.in.queue_irq_state))
  1419. return 0;
  1420. else
  1421. return 1;
  1422. }
  1423. EXPORT_SYMBOL(qdio_start_irq);
  1424. /**
  1425. * qdio_get_next_buffers - process input buffers
  1426. * @cdev: associated ccw_device for the qdio subchannel
  1427. * @nr: input queue number
  1428. * @bufnr: first filled buffer number
  1429. * @error: buffers are in error state
  1430. *
  1431. * Return codes
  1432. * < 0 - error
  1433. * = 0 - no new buffers found
  1434. * > 0 - number of processed buffers
  1435. */
  1436. int qdio_get_next_buffers(struct ccw_device *cdev, int nr, int *bufnr,
  1437. int *error)
  1438. {
  1439. struct qdio_q *q;
  1440. int start, end;
  1441. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  1442. if (!irq_ptr)
  1443. return -ENODEV;
  1444. q = irq_ptr->input_qs[nr];
  1445. /*
  1446. * Cannot rely on automatic sync after interrupt since queues may
  1447. * also be examined without interrupt.
  1448. */
  1449. if (need_siga_sync(q))
  1450. qdio_sync_queues(q);
  1451. /* check the PCI capable outbound queues. */
  1452. qdio_check_outbound_after_thinint(q);
  1453. if (!qdio_inbound_q_moved(q))
  1454. return 0;
  1455. /* Note: upper-layer MUST stop processing immediately here ... */
  1456. if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
  1457. return -EIO;
  1458. start = q->first_to_kick;
  1459. end = q->first_to_check;
  1460. *bufnr = start;
  1461. *error = q->qdio_error;
  1462. /* for the next time */
  1463. q->first_to_kick = end;
  1464. q->qdio_error = 0;
  1465. return sub_buf(end, start);
  1466. }
  1467. EXPORT_SYMBOL(qdio_get_next_buffers);
  1468. /**
  1469. * qdio_stop_irq - disable interrupt processing for the device
  1470. * @cdev: associated ccw_device for the qdio subchannel
  1471. * @nr: input queue number
  1472. *
  1473. * Return codes
  1474. * 0 - interrupts were already disabled
  1475. * 1 - interrupts successfully disabled
  1476. */
  1477. int qdio_stop_irq(struct ccw_device *cdev, int nr)
  1478. {
  1479. struct qdio_q *q;
  1480. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  1481. if (!irq_ptr)
  1482. return -ENODEV;
  1483. q = irq_ptr->input_qs[nr];
  1484. if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
  1485. &q->u.in.queue_irq_state))
  1486. return 0;
  1487. else
  1488. return 1;
  1489. }
  1490. EXPORT_SYMBOL(qdio_stop_irq);
  1491. /**
  1492. * qdio_pnso_brinfo() - perform network subchannel op #0 - bridge info.
  1493. * @schid: Subchannel ID.
  1494. * @cnc: Boolean Change-Notification Control
  1495. * @response: Response code will be stored at this address
  1496. * @cb: Callback function will be executed for each element
  1497. * of the address list
  1498. * @priv: Pointer passed from the caller to qdio_pnso_brinfo()
  1499. * @type: Type of the address entry passed to the callback
  1500. * @entry: Entry containg the address of the specified type
  1501. * @priv: Pointer to pass to the callback function.
  1502. *
  1503. * Performs "Store-network-bridging-information list" operation and calls
  1504. * the callback function for every entry in the list. If "change-
  1505. * notification-control" is set, further changes in the address list
  1506. * will be reported via the IPA command.
  1507. */
  1508. int qdio_pnso_brinfo(struct subchannel_id schid,
  1509. int cnc, u16 *response,
  1510. void (*cb)(void *priv, enum qdio_brinfo_entry_type type,
  1511. void *entry),
  1512. void *priv)
  1513. {
  1514. struct chsc_pnso_area *rr;
  1515. int rc;
  1516. u32 prev_instance = 0;
  1517. int isfirstblock = 1;
  1518. int i, size, elems;
  1519. rr = (struct chsc_pnso_area *)get_zeroed_page(GFP_KERNEL);
  1520. if (rr == NULL)
  1521. return -ENOMEM;
  1522. do {
  1523. /* on the first iteration, naihdr.resume_token will be zero */
  1524. rc = chsc_pnso_brinfo(schid, rr, rr->naihdr.resume_token, cnc);
  1525. if (rc != 0 && rc != -EBUSY)
  1526. goto out;
  1527. if (rr->response.code != 1) {
  1528. rc = -EIO;
  1529. continue;
  1530. } else
  1531. rc = 0;
  1532. if (cb == NULL)
  1533. continue;
  1534. size = rr->naihdr.naids;
  1535. elems = (rr->response.length -
  1536. sizeof(struct chsc_header) -
  1537. sizeof(struct chsc_brinfo_naihdr)) /
  1538. size;
  1539. if (!isfirstblock && (rr->naihdr.instance != prev_instance)) {
  1540. /* Inform the caller that they need to scrap */
  1541. /* the data that was already reported via cb */
  1542. rc = -EAGAIN;
  1543. break;
  1544. }
  1545. isfirstblock = 0;
  1546. prev_instance = rr->naihdr.instance;
  1547. for (i = 0; i < elems; i++)
  1548. switch (size) {
  1549. case sizeof(struct qdio_brinfo_entry_l3_ipv6):
  1550. (*cb)(priv, l3_ipv6_addr,
  1551. &rr->entries.l3_ipv6[i]);
  1552. break;
  1553. case sizeof(struct qdio_brinfo_entry_l3_ipv4):
  1554. (*cb)(priv, l3_ipv4_addr,
  1555. &rr->entries.l3_ipv4[i]);
  1556. break;
  1557. case sizeof(struct qdio_brinfo_entry_l2):
  1558. (*cb)(priv, l2_addr_lnid,
  1559. &rr->entries.l2[i]);
  1560. break;
  1561. default:
  1562. WARN_ON_ONCE(1);
  1563. rc = -EIO;
  1564. goto out;
  1565. }
  1566. } while (rr->response.code == 0x0107 || /* channel busy */
  1567. (rr->response.code == 1 && /* list stored */
  1568. /* resume token is non-zero => list incomplete */
  1569. (rr->naihdr.resume_token.t1 || rr->naihdr.resume_token.t2)));
  1570. (*response) = rr->response.code;
  1571. out:
  1572. free_page((unsigned long)rr);
  1573. return rc;
  1574. }
  1575. EXPORT_SYMBOL_GPL(qdio_pnso_brinfo);
  1576. static int __init init_QDIO(void)
  1577. {
  1578. int rc;
  1579. rc = qdio_debug_init();
  1580. if (rc)
  1581. return rc;
  1582. rc = qdio_setup_init();
  1583. if (rc)
  1584. goto out_debug;
  1585. rc = tiqdio_allocate_memory();
  1586. if (rc)
  1587. goto out_cache;
  1588. rc = tiqdio_register_thinints();
  1589. if (rc)
  1590. goto out_ti;
  1591. return 0;
  1592. out_ti:
  1593. tiqdio_free_memory();
  1594. out_cache:
  1595. qdio_setup_exit();
  1596. out_debug:
  1597. qdio_debug_exit();
  1598. return rc;
  1599. }
  1600. static void __exit exit_QDIO(void)
  1601. {
  1602. tiqdio_unregister_thinints();
  1603. tiqdio_free_memory();
  1604. qdio_setup_exit();
  1605. qdio_debug_exit();
  1606. }
  1607. module_init(init_QDIO);
  1608. module_exit(exit_QDIO);