pv88090-regulator.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /*
  2. * pv88090-regulator.h - Regulator definitions for PV88090
  3. * Copyright (C) 2015 Powerventure Semiconductor Ltd.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. */
  15. #ifndef __PV88090_REGISTERS_H__
  16. #define __PV88090_REGISTERS_H__
  17. /* System Control and Event Registers */
  18. #define PV88090_REG_EVENT_A 0x03
  19. #define PV88090_REG_MASK_A 0x06
  20. #define PV88090_REG_MASK_B 0x07
  21. /* Regulator Registers */
  22. #define PV88090_REG_BUCK1_CONF0 0x18
  23. #define PV88090_REG_BUCK1_CONF1 0x19
  24. #define PV88090_REG_BUCK1_CONF2 0x1a
  25. #define PV88090_REG_BUCK2_CONF0 0x1b
  26. #define PV88090_REG_BUCK2_CONF1 0x1c
  27. #define PV88090_REG_BUCK2_CONF2 0x58
  28. #define PV88090_REG_BUCK3_CONF0 0x1d
  29. #define PV88090_REG_BUCK3_CONF1 0x1e
  30. #define PV88090_REG_BUCK3_CONF2 0x5c
  31. #define PV88090_REG_LDO1_CONT 0x1f
  32. #define PV88090_REG_LDO2_CONT 0x20
  33. #define PV88090_REG_LDO3_CONT 0x21
  34. #define PV88090_REG_BUCK_FOLD_RANGE 0x61
  35. /* PV88090_REG_EVENT_A (addr=0x03) */
  36. #define PV88090_E_VDD_FLT 0x01
  37. #define PV88090_E_OVER_TEMP 0x02
  38. /* PV88090_REG_MASK_A (addr=0x06) */
  39. #define PV88090_M_VDD_FLT 0x01
  40. #define PV88090_M_OVER_TEMP 0x02
  41. /* PV88090_REG_BUCK1_CONF0 (addr=0x18) */
  42. #define PV88090_BUCK1_EN 0x80
  43. #define PV88090_VBUCK1_MASK 0x7F
  44. /* PV88090_REG_BUCK2_CONF0 (addr=0x1b) */
  45. #define PV88090_BUCK2_EN 0x80
  46. #define PV88090_VBUCK2_MASK 0x7F
  47. /* PV88090_REG_BUCK3_CONF0 (addr=0x1d) */
  48. #define PV88090_BUCK3_EN 0x80
  49. #define PV88090_VBUCK3_MASK 0x7F
  50. /* PV88090_REG_LDO1_CONT (addr=0x1f) */
  51. #define PV88090_LDO1_EN 0x40
  52. #define PV88090_VLDO1_MASK 0x3F
  53. /* PV88090_REG_LDO2_CONT (addr=0x20) */
  54. #define PV88090_LDO2_EN 0x40
  55. #define PV88090_VLDO2_MASK 0x3F
  56. /* PV88090_REG_BUCK1_CONF1 (addr=0x19) */
  57. #define PV88090_BUCK1_ILIM_SHIFT 2
  58. #define PV88090_BUCK1_ILIM_MASK 0x7C
  59. #define PV88090_BUCK1_MODE_MASK 0x03
  60. /* PV88090_REG_BUCK2_CONF1 (addr=0x1c) */
  61. #define PV88090_BUCK2_ILIM_SHIFT 2
  62. #define PV88090_BUCK2_ILIM_MASK 0x0C
  63. #define PV88090_BUCK2_MODE_MASK 0x03
  64. /* PV88090_REG_BUCK3_CONF1 (addr=0x1e) */
  65. #define PV88090_BUCK3_ILIM_SHIFT 2
  66. #define PV88090_BUCK3_ILIM_MASK 0x0C
  67. #define PV88090_BUCK3_MODE_MASK 0x03
  68. #define PV88090_BUCK_MODE_SLEEP 0x00
  69. #define PV88090_BUCK_MODE_AUTO 0x01
  70. #define PV88090_BUCK_MODE_SYNC 0x02
  71. /* PV88090_REG_BUCK2_CONF2 (addr=0x58) */
  72. /* PV88090_REG_BUCK3_CONF2 (addr=0x5c) */
  73. #define PV88090_BUCK_VDAC_RANGE_SHIFT 7
  74. #define PV88090_BUCK_VDAC_RANGE_MASK 0x01
  75. #define PV88090_BUCK_VDAC_RANGE_1 0x00
  76. #define PV88090_BUCK_VDAC_RANGE_2 0x01
  77. /* PV88090_REG_BUCK_FOLD_RANGE (addr=0x61) */
  78. #define PV88090_BUCK_VRANGE_GAIN_SHIFT 3
  79. #define PV88090_BUCK_VRANGE_GAIN_MASK 0x01
  80. #define PV88090_BUCK_VRANGE_GAIN_1 0x00
  81. #define PV88090_BUCK_VRANGE_GAIN_2 0x01
  82. #endif /* __PV88090_REGISTERS_H__ */