Kconfig 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. #
  2. # FPGA framework configuration
  3. #
  4. menuconfig FPGA
  5. tristate "FPGA Configuration Framework"
  6. help
  7. Say Y here if you want support for configuring FPGAs from the
  8. kernel. The FPGA framework adds a FPGA manager class and FPGA
  9. manager drivers.
  10. if FPGA
  11. config FPGA_REGION
  12. tristate "FPGA Region"
  13. depends on OF && FPGA_BRIDGE
  14. help
  15. FPGA Regions allow loading FPGA images under control of
  16. the Device Tree.
  17. config FPGA_MGR_ICE40_SPI
  18. tristate "Lattice iCE40 SPI"
  19. depends on OF && SPI
  20. help
  21. FPGA manager driver support for Lattice iCE40 FPGAs over SPI.
  22. config FPGA_MGR_ALTERA_CVP
  23. tristate "Altera Arria-V/Cyclone-V/Stratix-V CvP FPGA Manager"
  24. depends on PCI
  25. help
  26. FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V
  27. and Arria 10 Altera FPGAs using the CvP interface over PCIe.
  28. config FPGA_MGR_ALTERA_PS_SPI
  29. tristate "Altera FPGA Passive Serial over SPI"
  30. depends on SPI
  31. select BITREVERSE
  32. help
  33. FPGA manager driver support for Altera Arria/Cyclone/Stratix
  34. using the passive serial interface over SPI.
  35. config FPGA_MGR_SOCFPGA
  36. tristate "Altera SOCFPGA FPGA Manager"
  37. depends on ARCH_SOCFPGA || COMPILE_TEST
  38. help
  39. FPGA manager driver support for Altera SOCFPGA.
  40. config FPGA_MGR_SOCFPGA_A10
  41. tristate "Altera SoCFPGA Arria10"
  42. depends on ARCH_SOCFPGA || COMPILE_TEST
  43. select REGMAP_MMIO
  44. help
  45. FPGA manager driver support for Altera Arria10 SoCFPGA.
  46. config FPGA_MGR_TS73XX
  47. tristate "Technologic Systems TS-73xx SBC FPGA Manager"
  48. depends on ARCH_EP93XX && MACH_TS72XX
  49. help
  50. FPGA manager driver support for the Altera Cyclone II FPGA
  51. present on the TS-73xx SBC boards.
  52. config FPGA_MGR_XILINX_SPI
  53. tristate "Xilinx Configuration over Slave Serial (SPI)"
  54. depends on SPI
  55. help
  56. FPGA manager driver support for Xilinx FPGA configuration
  57. over slave serial interface.
  58. config FPGA_MGR_ZYNQ_FPGA
  59. tristate "Xilinx Zynq FPGA"
  60. depends on ARCH_ZYNQ || COMPILE_TEST
  61. depends on HAS_DMA
  62. help
  63. FPGA manager driver support for Xilinx Zynq FPGAs.
  64. config FPGA_BRIDGE
  65. tristate "FPGA Bridge Framework"
  66. depends on OF
  67. help
  68. Say Y here if you want to support bridges connected between host
  69. processors and FPGAs or between FPGAs.
  70. config SOCFPGA_FPGA_BRIDGE
  71. tristate "Altera SoCFPGA FPGA Bridges"
  72. depends on ARCH_SOCFPGA && FPGA_BRIDGE
  73. help
  74. Say Y to enable drivers for FPGA bridges for Altera SOCFPGA
  75. devices.
  76. config ALTERA_FREEZE_BRIDGE
  77. tristate "Altera FPGA Freeze Bridge"
  78. depends on ARCH_SOCFPGA && FPGA_BRIDGE
  79. help
  80. Say Y to enable drivers for Altera FPGA Freeze bridges. A
  81. freeze bridge is a bridge that exists in the FPGA fabric to
  82. isolate one region of the FPGA from the busses while that
  83. region is being reprogrammed.
  84. config ALTERA_PR_IP_CORE
  85. tristate "Altera Partial Reconfiguration IP Core"
  86. help
  87. Core driver support for Altera Partial Reconfiguration IP component
  88. config ALTERA_PR_IP_CORE_PLAT
  89. tristate "Platform support of Altera Partial Reconfiguration IP Core"
  90. depends on ALTERA_PR_IP_CORE && OF && HAS_IOMEM
  91. help
  92. Platform driver support for Altera Partial Reconfiguration IP
  93. component
  94. config XILINX_PR_DECOUPLER
  95. tristate "Xilinx LogiCORE PR Decoupler"
  96. depends on FPGA_BRIDGE
  97. depends on HAS_IOMEM
  98. help
  99. Say Y to enable drivers for Xilinx LogiCORE PR Decoupler.
  100. The PR Decoupler exists in the FPGA fabric to isolate one
  101. region of the FPGA from the busses while that region is
  102. being reprogrammed during partial reconfig.
  103. endif # FPGA