clk-mt6797-vdec.c 2.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. /*
  2. * Copyright (c) 2017 MediaTek Inc.
  3. * Author: Kevin-CW Chen <kevin-cw.chen@mediatek.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. */
  14. #include <linux/clk-provider.h>
  15. #include <linux/platform_device.h>
  16. #include "clk-mtk.h"
  17. #include "clk-gate.h"
  18. #include <dt-bindings/clock/mt6797-clk.h>
  19. static const struct mtk_gate_regs vdec0_cg_regs = {
  20. .set_ofs = 0x0000,
  21. .clr_ofs = 0x0004,
  22. .sta_ofs = 0x0000,
  23. };
  24. static const struct mtk_gate_regs vdec1_cg_regs = {
  25. .set_ofs = 0x0008,
  26. .clr_ofs = 0x000c,
  27. .sta_ofs = 0x0008,
  28. };
  29. #define GATE_VDEC0(_id, _name, _parent, _shift) { \
  30. .id = _id, \
  31. .name = _name, \
  32. .parent_name = _parent, \
  33. .regs = &vdec0_cg_regs, \
  34. .shift = _shift, \
  35. .ops = &mtk_clk_gate_ops_setclr_inv, \
  36. }
  37. #define GATE_VDEC1(_id, _name, _parent, _shift) { \
  38. .id = _id, \
  39. .name = _name, \
  40. .parent_name = _parent, \
  41. .regs = &vdec1_cg_regs, \
  42. .shift = _shift, \
  43. .ops = &mtk_clk_gate_ops_setclr_inv, \
  44. }
  45. static const struct mtk_gate vdec_clks[] = {
  46. GATE_VDEC0(CLK_VDEC_CKEN_ENG, "vdec_cken_eng", "vdec_sel", 8),
  47. GATE_VDEC0(CLK_VDEC_ACTIVE, "vdec_active", "vdec_sel", 4),
  48. GATE_VDEC0(CLK_VDEC_CKEN, "vdec_cken", "vdec_sel", 0),
  49. GATE_VDEC1(CLK_VDEC_LARB1_CKEN, "vdec_larb1_cken", "mm_sel", 0),
  50. };
  51. static const struct of_device_id of_match_clk_mt6797_vdec[] = {
  52. { .compatible = "mediatek,mt6797-vdecsys", },
  53. {}
  54. };
  55. static int clk_mt6797_vdec_probe(struct platform_device *pdev)
  56. {
  57. struct clk_onecell_data *clk_data;
  58. int r;
  59. struct device_node *node = pdev->dev.of_node;
  60. clk_data = mtk_alloc_clk_data(CLK_VDEC_NR);
  61. mtk_clk_register_gates(node, vdec_clks, ARRAY_SIZE(vdec_clks),
  62. clk_data);
  63. r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
  64. if (r)
  65. dev_err(&pdev->dev,
  66. "could not register clock provider: %s: %d\n",
  67. pdev->name, r);
  68. return r;
  69. }
  70. static struct platform_driver clk_mt6797_vdec_drv = {
  71. .probe = clk_mt6797_vdec_probe,
  72. .driver = {
  73. .name = "clk-mt6797-vdec",
  74. .of_match_table = of_match_clk_mt6797_vdec,
  75. },
  76. };
  77. builtin_platform_driver(clk_mt6797_vdec_drv);