cs4271.h 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. /*
  2. * Definitions for CS4271 ASoC codec driver
  3. *
  4. * Copyright (c) 2010 Alexander Sverdlin <subaparts@yandex.ru>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef __CS4271_H
  17. #define __CS4271_H
  18. struct cs4271_platform_data {
  19. int gpio_nreset; /* GPIO driving Reset pin, if any */
  20. bool amutec_eq_bmutec; /* flag to enable AMUTEC=BMUTEC */
  21. /*
  22. * The CS4271 requires its LRCLK and MCLK to be stable before its RESET
  23. * line is de-asserted. That also means that clocks cannot be changed
  24. * without putting the chip back into hardware reset, which also requires
  25. * a complete re-initialization of all registers.
  26. *
  27. * One (undocumented) workaround is to assert and de-assert the PDN bit
  28. * in the MODE2 register. This workaround can be enabled with the
  29. * following flag.
  30. *
  31. * Note that this is not needed in case the clocks are stable
  32. * throughout the entire runtime of the codec.
  33. */
  34. bool enable_soft_reset;
  35. };
  36. #endif /* __CS4271_H */