aci.h 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef _ACI_H_
  3. #define _ACI_H_
  4. #define ACI_REG_COMMAND 0 /* write register offset */
  5. #define ACI_REG_STATUS 1 /* read register offset */
  6. #define ACI_REG_BUSY 2 /* busy register offset */
  7. #define ACI_REG_RDS 2 /* PCM20: RDS register offset */
  8. #define ACI_MINTIME 500 /* ACI time out limit */
  9. #define ACI_SET_MUTE 0x0d
  10. #define ACI_SET_POWERAMP 0x0f
  11. #define ACI_SET_TUNERMUTE 0xa3
  12. #define ACI_SET_TUNERMONO 0xa4
  13. #define ACI_SET_IDE 0xd0
  14. #define ACI_SET_WSS 0xd1
  15. #define ACI_SET_SOLOMODE 0xd2
  16. #define ACI_SET_PREAMP 0x03
  17. #define ACI_GET_PREAMP 0x21
  18. #define ACI_WRITE_TUNE 0xa7
  19. #define ACI_READ_TUNERSTEREO 0xa8
  20. #define ACI_READ_TUNERSTATION 0xa9
  21. #define ACI_READ_VERSION 0xf1
  22. #define ACI_READ_IDCODE 0xf2
  23. #define ACI_INIT 0xff
  24. #define ACI_STATUS 0xf0
  25. #define ACI_S_GENERAL 0x00
  26. #define ACI_ERROR_OP 0xdf
  27. /* ACI Mixer */
  28. /* These are the values for the right channel GET registers.
  29. Add an offset of 0x01 for the left channel register.
  30. (left=right+0x01) */
  31. #define ACI_GET_MASTER 0x03
  32. #define ACI_GET_MIC 0x05
  33. #define ACI_GET_LINE 0x07
  34. #define ACI_GET_CD 0x09
  35. #define ACI_GET_SYNTH 0x0b
  36. #define ACI_GET_PCM 0x0d
  37. #define ACI_GET_LINE1 0x10 /* Radio on PCM20 */
  38. #define ACI_GET_LINE2 0x12
  39. #define ACI_GET_EQ1 0x22 /* from Bass ... */
  40. #define ACI_GET_EQ2 0x24
  41. #define ACI_GET_EQ3 0x26
  42. #define ACI_GET_EQ4 0x28
  43. #define ACI_GET_EQ5 0x2a
  44. #define ACI_GET_EQ6 0x2c
  45. #define ACI_GET_EQ7 0x2e /* ... to Treble */
  46. /* And these are the values for the right channel SET registers.
  47. For left channel access you have to add an offset of 0x08.
  48. MASTER is an exception, which needs an offset of 0x01 */
  49. #define ACI_SET_MASTER 0x00
  50. #define ACI_SET_MIC 0x30
  51. #define ACI_SET_LINE 0x31
  52. #define ACI_SET_CD 0x34
  53. #define ACI_SET_SYNTH 0x33
  54. #define ACI_SET_PCM 0x32
  55. #define ACI_SET_LINE1 0x35 /* Radio on PCM20 */
  56. #define ACI_SET_LINE2 0x36
  57. #define ACI_SET_EQ1 0x40 /* from Bass ... */
  58. #define ACI_SET_EQ2 0x41
  59. #define ACI_SET_EQ3 0x42
  60. #define ACI_SET_EQ4 0x43
  61. #define ACI_SET_EQ5 0x44
  62. #define ACI_SET_EQ6 0x45
  63. #define ACI_SET_EQ7 0x46 /* ... to Treble */
  64. struct snd_miro_aci {
  65. unsigned long aci_port;
  66. int aci_vendor;
  67. int aci_product;
  68. int aci_version;
  69. int aci_amp;
  70. int aci_preamp;
  71. int aci_solomode;
  72. struct mutex aci_mutex;
  73. };
  74. int snd_aci_cmd(struct snd_miro_aci *aci, int write1, int write2, int write3);
  75. struct snd_miro_aci *snd_aci_get_aci(void);
  76. #endif /* _ACI_H_ */