Home Explore Help
Sign In
rama982
/
kernel_xiaomi_lancelot
Watch 1
Star 0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: a11
Branches Tags
kernel_xiaom...
/
include
/
pcmcia
/
cisreg.h

cisreg.h 2.7 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121 
  1. /*
    2. 

  2.  * cisreg.h
    3. 

  3.  *
    4. 

  4.  * This program is free software; you can redistribute it and/or modify
    5. 

  5.  * it under the terms of the GNU General Public License version 2 as
    6. 

  6.  * published by the Free Software Foundation.
    7. 

  7.  *
    8. 

  8.  * The initial developer of the original code is David A. Hinds
    9. 

  9.  * <dahinds@users.sourceforge.net>.  Portions created by David A. Hinds
    10. 

  10.  * are Copyright (C) 1999 David A. Hinds.  All Rights Reserved.
    11. 

  11.  *
    12. 

  12.  * (C) 1999             David A. Hinds
    13. 

  13.  */
    14. 

  14. 

  15. #ifndef _LINUX_CISREG_H
    16. 

  16. #define _LINUX_CISREG_H
    17. 

  17. 

  18. /*
    19. 

  19.  * Offsets from ConfigBase for CIS registers
    20. 

  20.  */
    21. 

  21. #define CISREG_COR		0x00
    22. 

  22. #define CISREG_CCSR		0x02
    23. 

  23. #define CISREG_PRR		0x04
    24. 

  24. #define CISREG_SCR		0x06
    25. 

  25. #define CISREG_ESR		0x08
    26. 

  26. #define CISREG_IOBASE_0		0x0a
    27. 

  27. #define CISREG_IOBASE_1		0x0c
    28. 

  28. #define CISREG_IOBASE_2		0x0e
    29. 

  29. #define CISREG_IOBASE_3		0x10
    30. 

  30. #define CISREG_IOSIZE		0x12
    31. 

  31. 

  32. /*
    33. 

  33.  * Configuration Option Register
    34. 

  34.  */
    35. 

  35. #define COR_CONFIG_MASK		0x3f
    36. 

  36. #define COR_MFC_CONFIG_MASK	0x38
    37. 

  37. #define COR_FUNC_ENA		0x01
    38. 

  38. #define COR_ADDR_DECODE		0x02
    39. 

  39. #define COR_IREQ_ENA		0x04
    40. 

  40. #define COR_LEVEL_REQ		0x40
    41. 

  41. #define COR_SOFT_RESET		0x80
    42. 

  42. 

  43. /*
    44. 

  44.  * Card Configuration and Status Register
    45. 

  45.  */
    46. 

  46. #define CCSR_INTR_ACK		0x01
    47. 

  47. #define CCSR_INTR_PENDING	0x02
    48. 

  48. #define CCSR_POWER_DOWN		0x04
    49. 

  49. #define CCSR_AUDIO_ENA		0x08
    50. 

  50. #define CCSR_IOIS8		0x20
    51. 

  51. #define CCSR_SIGCHG_ENA		0x40
    52. 

  52. #define CCSR_CHANGED		0x80
    53. 

  53. 

  54. /*
    55. 

  55.  * Pin Replacement Register
    56. 

  56.  */
    57. 

  57. #define PRR_WP_STATUS		0x01
    58. 

  58. #define PRR_READY_STATUS	0x02
    59. 

  59. #define PRR_BVD2_STATUS		0x04
    60. 

  60. #define PRR_BVD1_STATUS		0x08
    61. 

  61. #define PRR_WP_EVENT		0x10
    62. 

  62. #define PRR_READY_EVENT		0x20
    63. 

  63. #define PRR_BVD2_EVENT		0x40
    64. 

  64. #define PRR_BVD1_EVENT		0x80
    65. 

  65. 

  66. /*
    67. 

  67.  * Socket and Copy Register
    68. 

  68.  */
    69. 

  69. #define SCR_SOCKET_NUM		0x0f
    70. 

  70. #define SCR_COPY_NUM		0x70
    71. 

  71. 

  72. /*
    73. 

  73.  * Extended Status Register
    74. 

  74.  */
    75. 

  75. #define ESR_REQ_ATTN_ENA	0x01
    76. 

  76. #define ESR_REQ_ATTN		0x10
    77. 

  77. 

  78. /*
    79. 

  79.  * CardBus Function Status Registers
    80. 

  80.  */
    81. 

  81. #define CBFN_EVENT		0x00
    82. 

  82. #define CBFN_MASK		0x04
    83. 

  83. #define CBFN_STATE		0x08
    84. 

  84. #define CBFN_FORCE		0x0c
    85. 

  85. 

  86. /*
    87. 

  87.  * These apply to all the CardBus function registers
    88. 

  88.  */
    89. 

  89. #define CBFN_WP			0x0001
    90. 

  90. #define CBFN_READY		0x0002
    91. 

  91. #define CBFN_BVD2		0x0004
    92. 

  92. #define CBFN_BVD1		0x0008
    93. 

  93. #define CBFN_GWAKE		0x0010
    94. 

  94. #define CBFN_INTR		0x8000
    95. 

  95. 

  96. /*
    97. 

  97.  * Extra bits in the Function Event Mask Register
    98. 

  98.  */
    99. 

  99. #define FEMR_BAM_ENA		0x0020
    100. 

  100. #define FEMR_PWM_ENA		0x0040
    101. 

  101. #define FEMR_WKUP_MASK		0x4000
    102. 

  102. 

  103. /*
    104. 

  104.  * Indirect Addressing Registers for Zoomed Video: these are addresses
    105. 

  105.  * in common memory space
    106. 

  106.  */
    107. 

  107. #define CISREG_ICTRL0		0x02	/* control registers */
    108. 

  108. #define CISREG_ICTRL1		0x03
    109. 

  109. #define CISREG_IADDR0		0x04	/* address registers */
    110. 

  110. #define CISREG_IADDR1		0x05
    111. 

  111. #define CISREG_IADDR2		0x06
    112. 

  112. #define CISREG_IADDR3		0x07
    113. 

  113. #define CISREG_IDATA0		0x08	/* data registers */
    114. 

  114. #define CISREG_IDATA1		0x09
    115. 

  115. 

  116. #define ICTRL0_COMMON		0x01
    117. 

  117. #define ICTRL0_AUTOINC		0x02
    118. 

  118. #define ICTRL0_BYTEGRAN		0x04
    119. 

  119. 

  120. #endif /* _LINUX_CISREG_H */
    121. 

  121.