mt6768-msdc.h 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. /*
  2. * Copyright (c) 2014 MediaTek Inc.
  3. * Author: Shi.Ma <shi.ma@mediatek.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. */
  14. #ifndef _DT_BINDINGS_MMC_MT6768_H
  15. #define _DT_BINDINGS_MMC_MT6768_H
  16. #define MSDC_EMMC (0)
  17. #define MSDC_SD (1)
  18. #define MSDC_SDIO (2)
  19. #define MSDC_CD_HIGH (1)
  20. #define MSDC_CD_LOW (0)
  21. #define MSDC0_CLKSRC_26MHZ (0)
  22. #define MSDC0_CLKSRC_400MHZ (1)
  23. #define MSDC1_CLKSRC_26MHZ (0)
  24. #define MSDC1_CLKSRC_208MHZ (1)
  25. #define MSDC1_CLKSRC_200MHZ (2)
  26. #define MSDC3_CLKSRC_26MHZ (0)
  27. #define MSDC3_CLKSRC_208MHZ (1)
  28. #define MSDC3_CLKSRC_400MHZ (2)
  29. #define MSDC3_CLKSRC_156MHZ (3)
  30. #define MSDC3_CLKSRC_182MHZ (4)
  31. #define MSDC3_CLKSRC_312MHZ (5)
  32. #define MSDC3_CLKSRC_364MHZ (6)
  33. #define MSDC3_CLKSRC_200MHZ (7)
  34. #define MSDC_SMPL_RISING (0)
  35. #define MSDC_SMPL_FALLING (1)
  36. #define MSDC_SMPL_SEPARATE (2)
  37. #endif /* _DT_BINDINGS_MMC_MT6768_H */