as3722.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * This header provides macros for ams AS3722 device bindings.
  4. *
  5. * Copyright (c) 2013, NVIDIA Corporation.
  6. *
  7. * Author: Laxman Dewangan <ldewangan@nvidia.com>
  8. *
  9. */
  10. #ifndef __DT_BINDINGS_AS3722_H__
  11. #define __DT_BINDINGS_AS3722_H__
  12. /* External control pins */
  13. #define AS3722_EXT_CONTROL_PIN_ENABLE1 1
  14. #define AS3722_EXT_CONTROL_PIN_ENABLE2 2
  15. #define AS3722_EXT_CONTROL_PIN_ENABLE3 3
  16. /* Interrupt numbers for AS3722 */
  17. #define AS3722_IRQ_LID 0
  18. #define AS3722_IRQ_ACOK 1
  19. #define AS3722_IRQ_ENABLE1 2
  20. #define AS3722_IRQ_OCCUR_ALARM_SD0 3
  21. #define AS3722_IRQ_ONKEY_LONG_PRESS 4
  22. #define AS3722_IRQ_ONKEY 5
  23. #define AS3722_IRQ_OVTMP 6
  24. #define AS3722_IRQ_LOWBAT 7
  25. #define AS3722_IRQ_SD0_LV 8
  26. #define AS3722_IRQ_SD1_LV 9
  27. #define AS3722_IRQ_SD2_LV 10
  28. #define AS3722_IRQ_PWM1_OV_PROT 11
  29. #define AS3722_IRQ_PWM2_OV_PROT 12
  30. #define AS3722_IRQ_ENABLE2 13
  31. #define AS3722_IRQ_SD6_LV 14
  32. #define AS3722_IRQ_RTC_REP 15
  33. #define AS3722_IRQ_RTC_ALARM 16
  34. #define AS3722_IRQ_GPIO1 17
  35. #define AS3722_IRQ_GPIO2 18
  36. #define AS3722_IRQ_GPIO3 19
  37. #define AS3722_IRQ_GPIO4 20
  38. #define AS3722_IRQ_GPIO5 21
  39. #define AS3722_IRQ_WATCHDOG 22
  40. #define AS3722_IRQ_ENABLE3 23
  41. #define AS3722_IRQ_TEMP_SD0_SHUTDOWN 24
  42. #define AS3722_IRQ_TEMP_SD1_SHUTDOWN 25
  43. #define AS3722_IRQ_TEMP_SD2_SHUTDOWN 26
  44. #define AS3722_IRQ_TEMP_SD0_ALARM 27
  45. #define AS3722_IRQ_TEMP_SD1_ALARM 28
  46. #define AS3722_IRQ_TEMP_SD6_ALARM 29
  47. #define AS3722_IRQ_OCCUR_ALARM_SD6 30
  48. #define AS3722_IRQ_ADC 31
  49. #endif /* __DT_BINDINGS_AS3722_H__ */