| 1234567891011121314151617181920212223242526272829303132333435 |
- /*
- * Copyright (C) 2018 MediaTek Inc.
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
- * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
- */
- #ifndef _DT_BINDINGS_MT635X_AUXADC_H
- #define _DT_BINDINGS_MT635X_AUXADC_H
- /* PMIC MT635x AUXADC channels */
- #define AUXADC_BATADC 0x00
- #define AUXADC_ISENSE 0x01
- #define AUXADC_VCDT 0x02
- #define AUXADC_BAT_TEMP 0x03
- #define AUXADC_BATID 0x04
- #define AUXADC_CHIP_TEMP 0x05
- #define AUXADC_VCORE_TEMP 0x06
- #define AUXADC_VPROC_TEMP 0x07
- #define AUXADC_VGPU_TEMP 0x08
- #define AUXADC_ACCDET 0x09
- #define AUXADC_VDCXO 0x0a
- #define AUXADC_TSX_TEMP 0x0b
- #define AUXADC_HPOFS_CAL 0x0c
- #define AUXADC_DCXO_TEMP 0x0d
- #define AUXADC_VBIF 0x0e
- #endif /* _DT_BINDINGS_MT635X_AUXADC_H */
|
