atl1c_main.c 77 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798
  1. /*
  2. * Copyright(c) 2008 - 2009 Atheros Corporation. All rights reserved.
  3. *
  4. * Derived from Intel e1000 driver
  5. * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the Free
  9. * Software Foundation; either version 2 of the License, or (at your option)
  10. * any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc., 59
  19. * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  20. */
  21. #include "atl1c.h"
  22. #define ATL1C_DRV_VERSION "1.0.1.1-NAPI"
  23. char atl1c_driver_name[] = "atl1c";
  24. char atl1c_driver_version[] = ATL1C_DRV_VERSION;
  25. /*
  26. * atl1c_pci_tbl - PCI Device ID Table
  27. *
  28. * Wildcard entries (PCI_ANY_ID) should come last
  29. * Last entry must be all 0s
  30. *
  31. * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
  32. * Class, Class Mask, private data (not used) }
  33. */
  34. static const struct pci_device_id atl1c_pci_tbl[] = {
  35. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATTANSIC_L1C)},
  36. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATTANSIC_L2C)},
  37. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L2C_B)},
  38. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L2C_B2)},
  39. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L1D)},
  40. {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L1D_2_0)},
  41. /* required last entry */
  42. { 0 }
  43. };
  44. MODULE_DEVICE_TABLE(pci, atl1c_pci_tbl);
  45. MODULE_AUTHOR("Jie Yang");
  46. MODULE_AUTHOR("Qualcomm Atheros Inc., <nic-devel@qualcomm.com>");
  47. MODULE_DESCRIPTION("Qualcomm Atheros 100/1000M Ethernet Network Driver");
  48. MODULE_LICENSE("GPL");
  49. MODULE_VERSION(ATL1C_DRV_VERSION);
  50. static int atl1c_stop_mac(struct atl1c_hw *hw);
  51. static void atl1c_disable_l0s_l1(struct atl1c_hw *hw);
  52. static void atl1c_set_aspm(struct atl1c_hw *hw, u16 link_speed);
  53. static void atl1c_start_mac(struct atl1c_adapter *adapter);
  54. static void atl1c_clean_rx_irq(struct atl1c_adapter *adapter,
  55. int *work_done, int work_to_do);
  56. static int atl1c_up(struct atl1c_adapter *adapter);
  57. static void atl1c_down(struct atl1c_adapter *adapter);
  58. static int atl1c_reset_mac(struct atl1c_hw *hw);
  59. static void atl1c_reset_dma_ring(struct atl1c_adapter *adapter);
  60. static int atl1c_configure(struct atl1c_adapter *adapter);
  61. static int atl1c_alloc_rx_buffer(struct atl1c_adapter *adapter);
  62. static const u32 atl1c_default_msg = NETIF_MSG_DRV | NETIF_MSG_PROBE |
  63. NETIF_MSG_LINK | NETIF_MSG_TIMER | NETIF_MSG_IFDOWN | NETIF_MSG_IFUP;
  64. static void atl1c_pcie_patch(struct atl1c_hw *hw)
  65. {
  66. u32 mst_data, data;
  67. /* pclk sel could switch to 25M */
  68. AT_READ_REG(hw, REG_MASTER_CTRL, &mst_data);
  69. mst_data &= ~MASTER_CTRL_CLK_SEL_DIS;
  70. AT_WRITE_REG(hw, REG_MASTER_CTRL, mst_data);
  71. /* WoL/PCIE related settings */
  72. if (hw->nic_type == athr_l1c || hw->nic_type == athr_l2c) {
  73. AT_READ_REG(hw, REG_PCIE_PHYMISC, &data);
  74. data |= PCIE_PHYMISC_FORCE_RCV_DET;
  75. AT_WRITE_REG(hw, REG_PCIE_PHYMISC, data);
  76. } else { /* new dev set bit5 of MASTER */
  77. if (!(mst_data & MASTER_CTRL_WAKEN_25M))
  78. AT_WRITE_REG(hw, REG_MASTER_CTRL,
  79. mst_data | MASTER_CTRL_WAKEN_25M);
  80. }
  81. /* aspm/PCIE setting only for l2cb 1.0 */
  82. if (hw->nic_type == athr_l2c_b && hw->revision_id == L2CB_V10) {
  83. AT_READ_REG(hw, REG_PCIE_PHYMISC2, &data);
  84. data = FIELD_SETX(data, PCIE_PHYMISC2_CDR_BW,
  85. L2CB1_PCIE_PHYMISC2_CDR_BW);
  86. data = FIELD_SETX(data, PCIE_PHYMISC2_L0S_TH,
  87. L2CB1_PCIE_PHYMISC2_L0S_TH);
  88. AT_WRITE_REG(hw, REG_PCIE_PHYMISC2, data);
  89. /* extend L1 sync timer */
  90. AT_READ_REG(hw, REG_LINK_CTRL, &data);
  91. data |= LINK_CTRL_EXT_SYNC;
  92. AT_WRITE_REG(hw, REG_LINK_CTRL, data);
  93. }
  94. /* l2cb 1.x & l1d 1.x */
  95. if (hw->nic_type == athr_l2c_b || hw->nic_type == athr_l1d) {
  96. AT_READ_REG(hw, REG_PM_CTRL, &data);
  97. data |= PM_CTRL_L0S_BUFSRX_EN;
  98. AT_WRITE_REG(hw, REG_PM_CTRL, data);
  99. /* clear vendor msg */
  100. AT_READ_REG(hw, REG_DMA_DBG, &data);
  101. AT_WRITE_REG(hw, REG_DMA_DBG, data & ~DMA_DBG_VENDOR_MSG);
  102. }
  103. }
  104. /* FIXME: no need any more ? */
  105. /*
  106. * atl1c_init_pcie - init PCIE module
  107. */
  108. static void atl1c_reset_pcie(struct atl1c_hw *hw, u32 flag)
  109. {
  110. u32 data;
  111. u32 pci_cmd;
  112. struct pci_dev *pdev = hw->adapter->pdev;
  113. int pos;
  114. AT_READ_REG(hw, PCI_COMMAND, &pci_cmd);
  115. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  116. pci_cmd |= (PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER |
  117. PCI_COMMAND_IO);
  118. AT_WRITE_REG(hw, PCI_COMMAND, pci_cmd);
  119. /*
  120. * Clear any PowerSaveing Settings
  121. */
  122. pci_enable_wake(pdev, PCI_D3hot, 0);
  123. pci_enable_wake(pdev, PCI_D3cold, 0);
  124. /* wol sts read-clear */
  125. AT_READ_REG(hw, REG_WOL_CTRL, &data);
  126. AT_WRITE_REG(hw, REG_WOL_CTRL, 0);
  127. /*
  128. * Mask some pcie error bits
  129. */
  130. pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ERR);
  131. if (pos) {
  132. pci_read_config_dword(pdev, pos + PCI_ERR_UNCOR_SEVER, &data);
  133. data &= ~(PCI_ERR_UNC_DLP | PCI_ERR_UNC_FCP);
  134. pci_write_config_dword(pdev, pos + PCI_ERR_UNCOR_SEVER, data);
  135. }
  136. /* clear error status */
  137. pcie_capability_write_word(pdev, PCI_EXP_DEVSTA,
  138. PCI_EXP_DEVSTA_NFED |
  139. PCI_EXP_DEVSTA_FED |
  140. PCI_EXP_DEVSTA_CED |
  141. PCI_EXP_DEVSTA_URD);
  142. AT_READ_REG(hw, REG_LTSSM_ID_CTRL, &data);
  143. data &= ~LTSSM_ID_EN_WRO;
  144. AT_WRITE_REG(hw, REG_LTSSM_ID_CTRL, data);
  145. atl1c_pcie_patch(hw);
  146. if (flag & ATL1C_PCIE_L0S_L1_DISABLE)
  147. atl1c_disable_l0s_l1(hw);
  148. msleep(5);
  149. }
  150. /**
  151. * atl1c_irq_enable - Enable default interrupt generation settings
  152. * @adapter: board private structure
  153. */
  154. static inline void atl1c_irq_enable(struct atl1c_adapter *adapter)
  155. {
  156. if (likely(atomic_dec_and_test(&adapter->irq_sem))) {
  157. AT_WRITE_REG(&adapter->hw, REG_ISR, 0x7FFFFFFF);
  158. AT_WRITE_REG(&adapter->hw, REG_IMR, adapter->hw.intr_mask);
  159. AT_WRITE_FLUSH(&adapter->hw);
  160. }
  161. }
  162. /**
  163. * atl1c_irq_disable - Mask off interrupt generation on the NIC
  164. * @adapter: board private structure
  165. */
  166. static inline void atl1c_irq_disable(struct atl1c_adapter *adapter)
  167. {
  168. atomic_inc(&adapter->irq_sem);
  169. AT_WRITE_REG(&adapter->hw, REG_IMR, 0);
  170. AT_WRITE_REG(&adapter->hw, REG_ISR, ISR_DIS_INT);
  171. AT_WRITE_FLUSH(&adapter->hw);
  172. synchronize_irq(adapter->pdev->irq);
  173. }
  174. /**
  175. * atl1c_irq_reset - reset interrupt confiure on the NIC
  176. * @adapter: board private structure
  177. */
  178. static inline void atl1c_irq_reset(struct atl1c_adapter *adapter)
  179. {
  180. atomic_set(&adapter->irq_sem, 1);
  181. atl1c_irq_enable(adapter);
  182. }
  183. /*
  184. * atl1c_wait_until_idle - wait up to AT_HW_MAX_IDLE_DELAY reads
  185. * of the idle status register until the device is actually idle
  186. */
  187. static u32 atl1c_wait_until_idle(struct atl1c_hw *hw, u32 modu_ctrl)
  188. {
  189. int timeout;
  190. u32 data;
  191. for (timeout = 0; timeout < AT_HW_MAX_IDLE_DELAY; timeout++) {
  192. AT_READ_REG(hw, REG_IDLE_STATUS, &data);
  193. if ((data & modu_ctrl) == 0)
  194. return 0;
  195. msleep(1);
  196. }
  197. return data;
  198. }
  199. /**
  200. * atl1c_phy_config - Timer Call-back
  201. * @data: pointer to netdev cast into an unsigned long
  202. */
  203. static void atl1c_phy_config(unsigned long data)
  204. {
  205. struct atl1c_adapter *adapter = (struct atl1c_adapter *) data;
  206. struct atl1c_hw *hw = &adapter->hw;
  207. unsigned long flags;
  208. spin_lock_irqsave(&adapter->mdio_lock, flags);
  209. atl1c_restart_autoneg(hw);
  210. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  211. }
  212. void atl1c_reinit_locked(struct atl1c_adapter *adapter)
  213. {
  214. WARN_ON(in_interrupt());
  215. atl1c_down(adapter);
  216. atl1c_up(adapter);
  217. clear_bit(__AT_RESETTING, &adapter->flags);
  218. }
  219. static void atl1c_check_link_status(struct atl1c_adapter *adapter)
  220. {
  221. struct atl1c_hw *hw = &adapter->hw;
  222. struct net_device *netdev = adapter->netdev;
  223. struct pci_dev *pdev = adapter->pdev;
  224. int err;
  225. unsigned long flags;
  226. u16 speed, duplex, phy_data;
  227. spin_lock_irqsave(&adapter->mdio_lock, flags);
  228. /* MII_BMSR must read twise */
  229. atl1c_read_phy_reg(hw, MII_BMSR, &phy_data);
  230. atl1c_read_phy_reg(hw, MII_BMSR, &phy_data);
  231. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  232. if ((phy_data & BMSR_LSTATUS) == 0) {
  233. /* link down */
  234. netif_carrier_off(netdev);
  235. hw->hibernate = true;
  236. if (atl1c_reset_mac(hw) != 0)
  237. if (netif_msg_hw(adapter))
  238. dev_warn(&pdev->dev, "reset mac failed\n");
  239. atl1c_set_aspm(hw, SPEED_0);
  240. atl1c_post_phy_linkchg(hw, SPEED_0);
  241. atl1c_reset_dma_ring(adapter);
  242. atl1c_configure(adapter);
  243. } else {
  244. /* Link Up */
  245. hw->hibernate = false;
  246. spin_lock_irqsave(&adapter->mdio_lock, flags);
  247. err = atl1c_get_speed_and_duplex(hw, &speed, &duplex);
  248. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  249. if (unlikely(err))
  250. return;
  251. /* link result is our setting */
  252. if (adapter->link_speed != speed ||
  253. adapter->link_duplex != duplex) {
  254. adapter->link_speed = speed;
  255. adapter->link_duplex = duplex;
  256. atl1c_set_aspm(hw, speed);
  257. atl1c_post_phy_linkchg(hw, speed);
  258. atl1c_start_mac(adapter);
  259. if (netif_msg_link(adapter))
  260. dev_info(&pdev->dev,
  261. "%s: %s NIC Link is Up<%d Mbps %s>\n",
  262. atl1c_driver_name, netdev->name,
  263. adapter->link_speed,
  264. adapter->link_duplex == FULL_DUPLEX ?
  265. "Full Duplex" : "Half Duplex");
  266. }
  267. if (!netif_carrier_ok(netdev))
  268. netif_carrier_on(netdev);
  269. }
  270. }
  271. static void atl1c_link_chg_event(struct atl1c_adapter *adapter)
  272. {
  273. struct net_device *netdev = adapter->netdev;
  274. struct pci_dev *pdev = adapter->pdev;
  275. u16 phy_data;
  276. u16 link_up;
  277. spin_lock(&adapter->mdio_lock);
  278. atl1c_read_phy_reg(&adapter->hw, MII_BMSR, &phy_data);
  279. atl1c_read_phy_reg(&adapter->hw, MII_BMSR, &phy_data);
  280. spin_unlock(&adapter->mdio_lock);
  281. link_up = phy_data & BMSR_LSTATUS;
  282. /* notify upper layer link down ASAP */
  283. if (!link_up) {
  284. if (netif_carrier_ok(netdev)) {
  285. /* old link state: Up */
  286. netif_carrier_off(netdev);
  287. if (netif_msg_link(adapter))
  288. dev_info(&pdev->dev,
  289. "%s: %s NIC Link is Down\n",
  290. atl1c_driver_name, netdev->name);
  291. adapter->link_speed = SPEED_0;
  292. }
  293. }
  294. set_bit(ATL1C_WORK_EVENT_LINK_CHANGE, &adapter->work_event);
  295. schedule_work(&adapter->common_task);
  296. }
  297. static void atl1c_common_task(struct work_struct *work)
  298. {
  299. struct atl1c_adapter *adapter;
  300. struct net_device *netdev;
  301. adapter = container_of(work, struct atl1c_adapter, common_task);
  302. netdev = adapter->netdev;
  303. if (test_bit(__AT_DOWN, &adapter->flags))
  304. return;
  305. if (test_and_clear_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event)) {
  306. netif_device_detach(netdev);
  307. atl1c_down(adapter);
  308. atl1c_up(adapter);
  309. netif_device_attach(netdev);
  310. }
  311. if (test_and_clear_bit(ATL1C_WORK_EVENT_LINK_CHANGE,
  312. &adapter->work_event)) {
  313. atl1c_irq_disable(adapter);
  314. atl1c_check_link_status(adapter);
  315. atl1c_irq_enable(adapter);
  316. }
  317. }
  318. static void atl1c_del_timer(struct atl1c_adapter *adapter)
  319. {
  320. del_timer_sync(&adapter->phy_config_timer);
  321. }
  322. /**
  323. * atl1c_tx_timeout - Respond to a Tx Hang
  324. * @netdev: network interface device structure
  325. */
  326. static void atl1c_tx_timeout(struct net_device *netdev)
  327. {
  328. struct atl1c_adapter *adapter = netdev_priv(netdev);
  329. /* Do the reset outside of interrupt context */
  330. set_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event);
  331. schedule_work(&adapter->common_task);
  332. }
  333. /**
  334. * atl1c_set_multi - Multicast and Promiscuous mode set
  335. * @netdev: network interface device structure
  336. *
  337. * The set_multi entry point is called whenever the multicast address
  338. * list or the network interface flags are updated. This routine is
  339. * responsible for configuring the hardware for proper multicast,
  340. * promiscuous mode, and all-multi behavior.
  341. */
  342. static void atl1c_set_multi(struct net_device *netdev)
  343. {
  344. struct atl1c_adapter *adapter = netdev_priv(netdev);
  345. struct atl1c_hw *hw = &adapter->hw;
  346. struct netdev_hw_addr *ha;
  347. u32 mac_ctrl_data;
  348. u32 hash_value;
  349. /* Check for Promiscuous and All Multicast modes */
  350. AT_READ_REG(hw, REG_MAC_CTRL, &mac_ctrl_data);
  351. if (netdev->flags & IFF_PROMISC) {
  352. mac_ctrl_data |= MAC_CTRL_PROMIS_EN;
  353. } else if (netdev->flags & IFF_ALLMULTI) {
  354. mac_ctrl_data |= MAC_CTRL_MC_ALL_EN;
  355. mac_ctrl_data &= ~MAC_CTRL_PROMIS_EN;
  356. } else {
  357. mac_ctrl_data &= ~(MAC_CTRL_PROMIS_EN | MAC_CTRL_MC_ALL_EN);
  358. }
  359. AT_WRITE_REG(hw, REG_MAC_CTRL, mac_ctrl_data);
  360. /* clear the old settings from the multicast hash table */
  361. AT_WRITE_REG(hw, REG_RX_HASH_TABLE, 0);
  362. AT_WRITE_REG_ARRAY(hw, REG_RX_HASH_TABLE, 1, 0);
  363. /* comoute mc addresses' hash value ,and put it into hash table */
  364. netdev_for_each_mc_addr(ha, netdev) {
  365. hash_value = atl1c_hash_mc_addr(hw, ha->addr);
  366. atl1c_hash_set(hw, hash_value);
  367. }
  368. }
  369. static void __atl1c_vlan_mode(netdev_features_t features, u32 *mac_ctrl_data)
  370. {
  371. if (features & NETIF_F_HW_VLAN_CTAG_RX) {
  372. /* enable VLAN tag insert/strip */
  373. *mac_ctrl_data |= MAC_CTRL_RMV_VLAN;
  374. } else {
  375. /* disable VLAN tag insert/strip */
  376. *mac_ctrl_data &= ~MAC_CTRL_RMV_VLAN;
  377. }
  378. }
  379. static void atl1c_vlan_mode(struct net_device *netdev,
  380. netdev_features_t features)
  381. {
  382. struct atl1c_adapter *adapter = netdev_priv(netdev);
  383. struct pci_dev *pdev = adapter->pdev;
  384. u32 mac_ctrl_data = 0;
  385. if (netif_msg_pktdata(adapter))
  386. dev_dbg(&pdev->dev, "atl1c_vlan_mode\n");
  387. atl1c_irq_disable(adapter);
  388. AT_READ_REG(&adapter->hw, REG_MAC_CTRL, &mac_ctrl_data);
  389. __atl1c_vlan_mode(features, &mac_ctrl_data);
  390. AT_WRITE_REG(&adapter->hw, REG_MAC_CTRL, mac_ctrl_data);
  391. atl1c_irq_enable(adapter);
  392. }
  393. static void atl1c_restore_vlan(struct atl1c_adapter *adapter)
  394. {
  395. struct pci_dev *pdev = adapter->pdev;
  396. if (netif_msg_pktdata(adapter))
  397. dev_dbg(&pdev->dev, "atl1c_restore_vlan\n");
  398. atl1c_vlan_mode(adapter->netdev, adapter->netdev->features);
  399. }
  400. /**
  401. * atl1c_set_mac - Change the Ethernet Address of the NIC
  402. * @netdev: network interface device structure
  403. * @p: pointer to an address structure
  404. *
  405. * Returns 0 on success, negative on failure
  406. */
  407. static int atl1c_set_mac_addr(struct net_device *netdev, void *p)
  408. {
  409. struct atl1c_adapter *adapter = netdev_priv(netdev);
  410. struct sockaddr *addr = p;
  411. if (!is_valid_ether_addr(addr->sa_data))
  412. return -EADDRNOTAVAIL;
  413. if (netif_running(netdev))
  414. return -EBUSY;
  415. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  416. memcpy(adapter->hw.mac_addr, addr->sa_data, netdev->addr_len);
  417. atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.mac_addr);
  418. return 0;
  419. }
  420. static void atl1c_set_rxbufsize(struct atl1c_adapter *adapter,
  421. struct net_device *dev)
  422. {
  423. unsigned int head_size;
  424. int mtu = dev->mtu;
  425. adapter->rx_buffer_len = mtu > AT_RX_BUF_SIZE ?
  426. roundup(mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN, 8) : AT_RX_BUF_SIZE;
  427. head_size = SKB_DATA_ALIGN(adapter->rx_buffer_len + NET_SKB_PAD) +
  428. SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
  429. adapter->rx_frag_size = roundup_pow_of_two(head_size);
  430. }
  431. static netdev_features_t atl1c_fix_features(struct net_device *netdev,
  432. netdev_features_t features)
  433. {
  434. /*
  435. * Since there is no support for separate rx/tx vlan accel
  436. * enable/disable make sure tx flag is always in same state as rx.
  437. */
  438. if (features & NETIF_F_HW_VLAN_CTAG_RX)
  439. features |= NETIF_F_HW_VLAN_CTAG_TX;
  440. else
  441. features &= ~NETIF_F_HW_VLAN_CTAG_TX;
  442. if (netdev->mtu > MAX_TSO_FRAME_SIZE)
  443. features &= ~(NETIF_F_TSO | NETIF_F_TSO6);
  444. return features;
  445. }
  446. static int atl1c_set_features(struct net_device *netdev,
  447. netdev_features_t features)
  448. {
  449. netdev_features_t changed = netdev->features ^ features;
  450. if (changed & NETIF_F_HW_VLAN_CTAG_RX)
  451. atl1c_vlan_mode(netdev, features);
  452. return 0;
  453. }
  454. /**
  455. * atl1c_change_mtu - Change the Maximum Transfer Unit
  456. * @netdev: network interface device structure
  457. * @new_mtu: new value for maximum frame size
  458. *
  459. * Returns 0 on success, negative on failure
  460. */
  461. static int atl1c_change_mtu(struct net_device *netdev, int new_mtu)
  462. {
  463. struct atl1c_adapter *adapter = netdev_priv(netdev);
  464. struct atl1c_hw *hw = &adapter->hw;
  465. int old_mtu = netdev->mtu;
  466. int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN;
  467. /* Fast Ethernet controller doesn't support jumbo packet */
  468. if (((hw->nic_type == athr_l2c ||
  469. hw->nic_type == athr_l2c_b ||
  470. hw->nic_type == athr_l2c_b2) && new_mtu > ETH_DATA_LEN) ||
  471. max_frame < ETH_ZLEN + ETH_FCS_LEN ||
  472. max_frame > MAX_JUMBO_FRAME_SIZE) {
  473. if (netif_msg_link(adapter))
  474. dev_warn(&adapter->pdev->dev, "invalid MTU setting\n");
  475. return -EINVAL;
  476. }
  477. /* set MTU */
  478. if (old_mtu != new_mtu && netif_running(netdev)) {
  479. while (test_and_set_bit(__AT_RESETTING, &adapter->flags))
  480. msleep(1);
  481. netdev->mtu = new_mtu;
  482. adapter->hw.max_frame_size = new_mtu;
  483. atl1c_set_rxbufsize(adapter, netdev);
  484. atl1c_down(adapter);
  485. netdev_update_features(netdev);
  486. atl1c_up(adapter);
  487. clear_bit(__AT_RESETTING, &adapter->flags);
  488. }
  489. return 0;
  490. }
  491. /*
  492. * caller should hold mdio_lock
  493. */
  494. static int atl1c_mdio_read(struct net_device *netdev, int phy_id, int reg_num)
  495. {
  496. struct atl1c_adapter *adapter = netdev_priv(netdev);
  497. u16 result;
  498. atl1c_read_phy_reg(&adapter->hw, reg_num, &result);
  499. return result;
  500. }
  501. static void atl1c_mdio_write(struct net_device *netdev, int phy_id,
  502. int reg_num, int val)
  503. {
  504. struct atl1c_adapter *adapter = netdev_priv(netdev);
  505. atl1c_write_phy_reg(&adapter->hw, reg_num, val);
  506. }
  507. static int atl1c_mii_ioctl(struct net_device *netdev,
  508. struct ifreq *ifr, int cmd)
  509. {
  510. struct atl1c_adapter *adapter = netdev_priv(netdev);
  511. struct pci_dev *pdev = adapter->pdev;
  512. struct mii_ioctl_data *data = if_mii(ifr);
  513. unsigned long flags;
  514. int retval = 0;
  515. if (!netif_running(netdev))
  516. return -EINVAL;
  517. spin_lock_irqsave(&adapter->mdio_lock, flags);
  518. switch (cmd) {
  519. case SIOCGMIIPHY:
  520. data->phy_id = 0;
  521. break;
  522. case SIOCGMIIREG:
  523. if (atl1c_read_phy_reg(&adapter->hw, data->reg_num & 0x1F,
  524. &data->val_out)) {
  525. retval = -EIO;
  526. goto out;
  527. }
  528. break;
  529. case SIOCSMIIREG:
  530. if (data->reg_num & ~(0x1F)) {
  531. retval = -EFAULT;
  532. goto out;
  533. }
  534. dev_dbg(&pdev->dev, "<atl1c_mii_ioctl> write %x %x",
  535. data->reg_num, data->val_in);
  536. if (atl1c_write_phy_reg(&adapter->hw,
  537. data->reg_num, data->val_in)) {
  538. retval = -EIO;
  539. goto out;
  540. }
  541. break;
  542. default:
  543. retval = -EOPNOTSUPP;
  544. break;
  545. }
  546. out:
  547. spin_unlock_irqrestore(&adapter->mdio_lock, flags);
  548. return retval;
  549. }
  550. static int atl1c_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
  551. {
  552. switch (cmd) {
  553. case SIOCGMIIPHY:
  554. case SIOCGMIIREG:
  555. case SIOCSMIIREG:
  556. return atl1c_mii_ioctl(netdev, ifr, cmd);
  557. default:
  558. return -EOPNOTSUPP;
  559. }
  560. }
  561. /**
  562. * atl1c_alloc_queues - Allocate memory for all rings
  563. * @adapter: board private structure to initialize
  564. *
  565. */
  566. static int atl1c_alloc_queues(struct atl1c_adapter *adapter)
  567. {
  568. return 0;
  569. }
  570. static void atl1c_set_mac_type(struct atl1c_hw *hw)
  571. {
  572. switch (hw->device_id) {
  573. case PCI_DEVICE_ID_ATTANSIC_L2C:
  574. hw->nic_type = athr_l2c;
  575. break;
  576. case PCI_DEVICE_ID_ATTANSIC_L1C:
  577. hw->nic_type = athr_l1c;
  578. break;
  579. case PCI_DEVICE_ID_ATHEROS_L2C_B:
  580. hw->nic_type = athr_l2c_b;
  581. break;
  582. case PCI_DEVICE_ID_ATHEROS_L2C_B2:
  583. hw->nic_type = athr_l2c_b2;
  584. break;
  585. case PCI_DEVICE_ID_ATHEROS_L1D:
  586. hw->nic_type = athr_l1d;
  587. break;
  588. case PCI_DEVICE_ID_ATHEROS_L1D_2_0:
  589. hw->nic_type = athr_l1d_2;
  590. break;
  591. default:
  592. break;
  593. }
  594. }
  595. static int atl1c_setup_mac_funcs(struct atl1c_hw *hw)
  596. {
  597. u32 link_ctrl_data;
  598. atl1c_set_mac_type(hw);
  599. AT_READ_REG(hw, REG_LINK_CTRL, &link_ctrl_data);
  600. hw->ctrl_flags = ATL1C_INTR_MODRT_ENABLE |
  601. ATL1C_TXQ_MODE_ENHANCE;
  602. hw->ctrl_flags |= ATL1C_ASPM_L0S_SUPPORT |
  603. ATL1C_ASPM_L1_SUPPORT;
  604. hw->ctrl_flags |= ATL1C_ASPM_CTRL_MON;
  605. if (hw->nic_type == athr_l1c ||
  606. hw->nic_type == athr_l1d ||
  607. hw->nic_type == athr_l1d_2)
  608. hw->link_cap_flags |= ATL1C_LINK_CAP_1000M;
  609. return 0;
  610. }
  611. struct atl1c_platform_patch {
  612. u16 pci_did;
  613. u8 pci_revid;
  614. u16 subsystem_vid;
  615. u16 subsystem_did;
  616. u32 patch_flag;
  617. #define ATL1C_LINK_PATCH 0x1
  618. };
  619. static const struct atl1c_platform_patch plats[] = {
  620. {0x2060, 0xC1, 0x1019, 0x8152, 0x1},
  621. {0x2060, 0xC1, 0x1019, 0x2060, 0x1},
  622. {0x2060, 0xC1, 0x1019, 0xE000, 0x1},
  623. {0x2062, 0xC0, 0x1019, 0x8152, 0x1},
  624. {0x2062, 0xC0, 0x1019, 0x2062, 0x1},
  625. {0x2062, 0xC0, 0x1458, 0xE000, 0x1},
  626. {0x2062, 0xC1, 0x1019, 0x8152, 0x1},
  627. {0x2062, 0xC1, 0x1019, 0x2062, 0x1},
  628. {0x2062, 0xC1, 0x1458, 0xE000, 0x1},
  629. {0x2062, 0xC1, 0x1565, 0x2802, 0x1},
  630. {0x2062, 0xC1, 0x1565, 0x2801, 0x1},
  631. {0x1073, 0xC0, 0x1019, 0x8151, 0x1},
  632. {0x1073, 0xC0, 0x1019, 0x1073, 0x1},
  633. {0x1073, 0xC0, 0x1458, 0xE000, 0x1},
  634. {0x1083, 0xC0, 0x1458, 0xE000, 0x1},
  635. {0x1083, 0xC0, 0x1019, 0x8151, 0x1},
  636. {0x1083, 0xC0, 0x1019, 0x1083, 0x1},
  637. {0x1083, 0xC0, 0x1462, 0x7680, 0x1},
  638. {0x1083, 0xC0, 0x1565, 0x2803, 0x1},
  639. {0},
  640. };
  641. static void atl1c_patch_assign(struct atl1c_hw *hw)
  642. {
  643. struct pci_dev *pdev = hw->adapter->pdev;
  644. u32 misc_ctrl;
  645. int i = 0;
  646. hw->msi_lnkpatch = false;
  647. while (plats[i].pci_did != 0) {
  648. if (plats[i].pci_did == hw->device_id &&
  649. plats[i].pci_revid == hw->revision_id &&
  650. plats[i].subsystem_vid == hw->subsystem_vendor_id &&
  651. plats[i].subsystem_did == hw->subsystem_id) {
  652. if (plats[i].patch_flag & ATL1C_LINK_PATCH)
  653. hw->msi_lnkpatch = true;
  654. }
  655. i++;
  656. }
  657. if (hw->device_id == PCI_DEVICE_ID_ATHEROS_L2C_B2 &&
  658. hw->revision_id == L2CB_V21) {
  659. /* config access mode */
  660. pci_write_config_dword(pdev, REG_PCIE_IND_ACC_ADDR,
  661. REG_PCIE_DEV_MISC_CTRL);
  662. pci_read_config_dword(pdev, REG_PCIE_IND_ACC_DATA, &misc_ctrl);
  663. misc_ctrl &= ~0x100;
  664. pci_write_config_dword(pdev, REG_PCIE_IND_ACC_ADDR,
  665. REG_PCIE_DEV_MISC_CTRL);
  666. pci_write_config_dword(pdev, REG_PCIE_IND_ACC_DATA, misc_ctrl);
  667. }
  668. }
  669. /**
  670. * atl1c_sw_init - Initialize general software structures (struct atl1c_adapter)
  671. * @adapter: board private structure to initialize
  672. *
  673. * atl1c_sw_init initializes the Adapter private data structure.
  674. * Fields are initialized based on PCI device information and
  675. * OS network device settings (MTU size).
  676. */
  677. static int atl1c_sw_init(struct atl1c_adapter *adapter)
  678. {
  679. struct atl1c_hw *hw = &adapter->hw;
  680. struct pci_dev *pdev = adapter->pdev;
  681. u32 revision;
  682. adapter->wol = 0;
  683. device_set_wakeup_enable(&pdev->dev, false);
  684. adapter->link_speed = SPEED_0;
  685. adapter->link_duplex = FULL_DUPLEX;
  686. adapter->tpd_ring[0].count = 1024;
  687. adapter->rfd_ring.count = 512;
  688. hw->vendor_id = pdev->vendor;
  689. hw->device_id = pdev->device;
  690. hw->subsystem_vendor_id = pdev->subsystem_vendor;
  691. hw->subsystem_id = pdev->subsystem_device;
  692. pci_read_config_dword(pdev, PCI_CLASS_REVISION, &revision);
  693. hw->revision_id = revision & 0xFF;
  694. /* before link up, we assume hibernate is true */
  695. hw->hibernate = true;
  696. hw->media_type = MEDIA_TYPE_AUTO_SENSOR;
  697. if (atl1c_setup_mac_funcs(hw) != 0) {
  698. dev_err(&pdev->dev, "set mac function pointers failed\n");
  699. return -1;
  700. }
  701. atl1c_patch_assign(hw);
  702. hw->intr_mask = IMR_NORMAL_MASK;
  703. hw->phy_configured = false;
  704. hw->preamble_len = 7;
  705. hw->max_frame_size = adapter->netdev->mtu;
  706. hw->autoneg_advertised = ADVERTISED_Autoneg;
  707. hw->indirect_tab = 0xE4E4E4E4;
  708. hw->base_cpu = 0;
  709. hw->ict = 50000; /* 100ms */
  710. hw->smb_timer = 200000; /* 400ms */
  711. hw->rx_imt = 200;
  712. hw->tx_imt = 1000;
  713. hw->tpd_burst = 5;
  714. hw->rfd_burst = 8;
  715. hw->dma_order = atl1c_dma_ord_out;
  716. hw->dmar_block = atl1c_dma_req_1024;
  717. if (atl1c_alloc_queues(adapter)) {
  718. dev_err(&pdev->dev, "Unable to allocate memory for queues\n");
  719. return -ENOMEM;
  720. }
  721. /* TODO */
  722. atl1c_set_rxbufsize(adapter, adapter->netdev);
  723. atomic_set(&adapter->irq_sem, 1);
  724. spin_lock_init(&adapter->mdio_lock);
  725. set_bit(__AT_DOWN, &adapter->flags);
  726. return 0;
  727. }
  728. static inline void atl1c_clean_buffer(struct pci_dev *pdev,
  729. struct atl1c_buffer *buffer_info)
  730. {
  731. u16 pci_driection;
  732. if (buffer_info->flags & ATL1C_BUFFER_FREE)
  733. return;
  734. if (buffer_info->dma) {
  735. if (buffer_info->flags & ATL1C_PCIMAP_FROMDEVICE)
  736. pci_driection = PCI_DMA_FROMDEVICE;
  737. else
  738. pci_driection = PCI_DMA_TODEVICE;
  739. if (buffer_info->flags & ATL1C_PCIMAP_SINGLE)
  740. pci_unmap_single(pdev, buffer_info->dma,
  741. buffer_info->length, pci_driection);
  742. else if (buffer_info->flags & ATL1C_PCIMAP_PAGE)
  743. pci_unmap_page(pdev, buffer_info->dma,
  744. buffer_info->length, pci_driection);
  745. }
  746. if (buffer_info->skb)
  747. dev_consume_skb_any(buffer_info->skb);
  748. buffer_info->dma = 0;
  749. buffer_info->skb = NULL;
  750. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
  751. }
  752. /**
  753. * atl1c_clean_tx_ring - Free Tx-skb
  754. * @adapter: board private structure
  755. */
  756. static void atl1c_clean_tx_ring(struct atl1c_adapter *adapter,
  757. enum atl1c_trans_queue type)
  758. {
  759. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  760. struct atl1c_buffer *buffer_info;
  761. struct pci_dev *pdev = adapter->pdev;
  762. u16 index, ring_count;
  763. ring_count = tpd_ring->count;
  764. for (index = 0; index < ring_count; index++) {
  765. buffer_info = &tpd_ring->buffer_info[index];
  766. atl1c_clean_buffer(pdev, buffer_info);
  767. }
  768. netdev_reset_queue(adapter->netdev);
  769. /* Zero out Tx-buffers */
  770. memset(tpd_ring->desc, 0, sizeof(struct atl1c_tpd_desc) *
  771. ring_count);
  772. atomic_set(&tpd_ring->next_to_clean, 0);
  773. tpd_ring->next_to_use = 0;
  774. }
  775. /**
  776. * atl1c_clean_rx_ring - Free rx-reservation skbs
  777. * @adapter: board private structure
  778. */
  779. static void atl1c_clean_rx_ring(struct atl1c_adapter *adapter)
  780. {
  781. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  782. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  783. struct atl1c_buffer *buffer_info;
  784. struct pci_dev *pdev = adapter->pdev;
  785. int j;
  786. for (j = 0; j < rfd_ring->count; j++) {
  787. buffer_info = &rfd_ring->buffer_info[j];
  788. atl1c_clean_buffer(pdev, buffer_info);
  789. }
  790. /* zero out the descriptor ring */
  791. memset(rfd_ring->desc, 0, rfd_ring->size);
  792. rfd_ring->next_to_clean = 0;
  793. rfd_ring->next_to_use = 0;
  794. rrd_ring->next_to_use = 0;
  795. rrd_ring->next_to_clean = 0;
  796. }
  797. /*
  798. * Read / Write Ptr Initialize:
  799. */
  800. static void atl1c_init_ring_ptrs(struct atl1c_adapter *adapter)
  801. {
  802. struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
  803. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  804. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  805. struct atl1c_buffer *buffer_info;
  806. int i, j;
  807. for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
  808. tpd_ring[i].next_to_use = 0;
  809. atomic_set(&tpd_ring[i].next_to_clean, 0);
  810. buffer_info = tpd_ring[i].buffer_info;
  811. for (j = 0; j < tpd_ring->count; j++)
  812. ATL1C_SET_BUFFER_STATE(&buffer_info[i],
  813. ATL1C_BUFFER_FREE);
  814. }
  815. rfd_ring->next_to_use = 0;
  816. rfd_ring->next_to_clean = 0;
  817. rrd_ring->next_to_use = 0;
  818. rrd_ring->next_to_clean = 0;
  819. for (j = 0; j < rfd_ring->count; j++) {
  820. buffer_info = &rfd_ring->buffer_info[j];
  821. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
  822. }
  823. }
  824. /**
  825. * atl1c_free_ring_resources - Free Tx / RX descriptor Resources
  826. * @adapter: board private structure
  827. *
  828. * Free all transmit software resources
  829. */
  830. static void atl1c_free_ring_resources(struct atl1c_adapter *adapter)
  831. {
  832. struct pci_dev *pdev = adapter->pdev;
  833. pci_free_consistent(pdev, adapter->ring_header.size,
  834. adapter->ring_header.desc,
  835. adapter->ring_header.dma);
  836. adapter->ring_header.desc = NULL;
  837. /* Note: just free tdp_ring.buffer_info,
  838. * it contain rfd_ring.buffer_info, do not double free */
  839. if (adapter->tpd_ring[0].buffer_info) {
  840. kfree(adapter->tpd_ring[0].buffer_info);
  841. adapter->tpd_ring[0].buffer_info = NULL;
  842. }
  843. if (adapter->rx_page) {
  844. put_page(adapter->rx_page);
  845. adapter->rx_page = NULL;
  846. }
  847. }
  848. /**
  849. * atl1c_setup_mem_resources - allocate Tx / RX descriptor resources
  850. * @adapter: board private structure
  851. *
  852. * Return 0 on success, negative on failure
  853. */
  854. static int atl1c_setup_ring_resources(struct atl1c_adapter *adapter)
  855. {
  856. struct pci_dev *pdev = adapter->pdev;
  857. struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
  858. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  859. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  860. struct atl1c_ring_header *ring_header = &adapter->ring_header;
  861. int size;
  862. int i;
  863. int count = 0;
  864. int rx_desc_count = 0;
  865. u32 offset = 0;
  866. rrd_ring->count = rfd_ring->count;
  867. for (i = 1; i < AT_MAX_TRANSMIT_QUEUE; i++)
  868. tpd_ring[i].count = tpd_ring[0].count;
  869. /* 2 tpd queue, one high priority queue,
  870. * another normal priority queue */
  871. size = sizeof(struct atl1c_buffer) * (tpd_ring->count * 2 +
  872. rfd_ring->count);
  873. tpd_ring->buffer_info = kzalloc(size, GFP_KERNEL);
  874. if (unlikely(!tpd_ring->buffer_info))
  875. goto err_nomem;
  876. for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
  877. tpd_ring[i].buffer_info =
  878. (tpd_ring->buffer_info + count);
  879. count += tpd_ring[i].count;
  880. }
  881. rfd_ring->buffer_info =
  882. (tpd_ring->buffer_info + count);
  883. count += rfd_ring->count;
  884. rx_desc_count += rfd_ring->count;
  885. /*
  886. * real ring DMA buffer
  887. * each ring/block may need up to 8 bytes for alignment, hence the
  888. * additional bytes tacked onto the end.
  889. */
  890. ring_header->size = size =
  891. sizeof(struct atl1c_tpd_desc) * tpd_ring->count * 2 +
  892. sizeof(struct atl1c_rx_free_desc) * rx_desc_count +
  893. sizeof(struct atl1c_recv_ret_status) * rx_desc_count +
  894. 8 * 4;
  895. ring_header->desc = dma_zalloc_coherent(&pdev->dev, ring_header->size,
  896. &ring_header->dma, GFP_KERNEL);
  897. if (unlikely(!ring_header->desc)) {
  898. dev_err(&pdev->dev, "could not get memory for DMA buffer\n");
  899. goto err_nomem;
  900. }
  901. /* init TPD ring */
  902. tpd_ring[0].dma = roundup(ring_header->dma, 8);
  903. offset = tpd_ring[0].dma - ring_header->dma;
  904. for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
  905. tpd_ring[i].dma = ring_header->dma + offset;
  906. tpd_ring[i].desc = (u8 *) ring_header->desc + offset;
  907. tpd_ring[i].size =
  908. sizeof(struct atl1c_tpd_desc) * tpd_ring[i].count;
  909. offset += roundup(tpd_ring[i].size, 8);
  910. }
  911. /* init RFD ring */
  912. rfd_ring->dma = ring_header->dma + offset;
  913. rfd_ring->desc = (u8 *) ring_header->desc + offset;
  914. rfd_ring->size = sizeof(struct atl1c_rx_free_desc) * rfd_ring->count;
  915. offset += roundup(rfd_ring->size, 8);
  916. /* init RRD ring */
  917. rrd_ring->dma = ring_header->dma + offset;
  918. rrd_ring->desc = (u8 *) ring_header->desc + offset;
  919. rrd_ring->size = sizeof(struct atl1c_recv_ret_status) *
  920. rrd_ring->count;
  921. offset += roundup(rrd_ring->size, 8);
  922. return 0;
  923. err_nomem:
  924. kfree(tpd_ring->buffer_info);
  925. return -ENOMEM;
  926. }
  927. static void atl1c_configure_des_ring(struct atl1c_adapter *adapter)
  928. {
  929. struct atl1c_hw *hw = &adapter->hw;
  930. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  931. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  932. struct atl1c_tpd_ring *tpd_ring = (struct atl1c_tpd_ring *)
  933. adapter->tpd_ring;
  934. /* TPD */
  935. AT_WRITE_REG(hw, REG_TX_BASE_ADDR_HI,
  936. (u32)((tpd_ring[atl1c_trans_normal].dma &
  937. AT_DMA_HI_ADDR_MASK) >> 32));
  938. /* just enable normal priority TX queue */
  939. AT_WRITE_REG(hw, REG_TPD_PRI0_ADDR_LO,
  940. (u32)(tpd_ring[atl1c_trans_normal].dma &
  941. AT_DMA_LO_ADDR_MASK));
  942. AT_WRITE_REG(hw, REG_TPD_PRI1_ADDR_LO,
  943. (u32)(tpd_ring[atl1c_trans_high].dma &
  944. AT_DMA_LO_ADDR_MASK));
  945. AT_WRITE_REG(hw, REG_TPD_RING_SIZE,
  946. (u32)(tpd_ring[0].count & TPD_RING_SIZE_MASK));
  947. /* RFD */
  948. AT_WRITE_REG(hw, REG_RX_BASE_ADDR_HI,
  949. (u32)((rfd_ring->dma & AT_DMA_HI_ADDR_MASK) >> 32));
  950. AT_WRITE_REG(hw, REG_RFD0_HEAD_ADDR_LO,
  951. (u32)(rfd_ring->dma & AT_DMA_LO_ADDR_MASK));
  952. AT_WRITE_REG(hw, REG_RFD_RING_SIZE,
  953. rfd_ring->count & RFD_RING_SIZE_MASK);
  954. AT_WRITE_REG(hw, REG_RX_BUF_SIZE,
  955. adapter->rx_buffer_len & RX_BUF_SIZE_MASK);
  956. /* RRD */
  957. AT_WRITE_REG(hw, REG_RRD0_HEAD_ADDR_LO,
  958. (u32)(rrd_ring->dma & AT_DMA_LO_ADDR_MASK));
  959. AT_WRITE_REG(hw, REG_RRD_RING_SIZE,
  960. (rrd_ring->count & RRD_RING_SIZE_MASK));
  961. if (hw->nic_type == athr_l2c_b) {
  962. AT_WRITE_REG(hw, REG_SRAM_RXF_LEN, 0x02a0L);
  963. AT_WRITE_REG(hw, REG_SRAM_TXF_LEN, 0x0100L);
  964. AT_WRITE_REG(hw, REG_SRAM_RXF_ADDR, 0x029f0000L);
  965. AT_WRITE_REG(hw, REG_SRAM_RFD0_INFO, 0x02bf02a0L);
  966. AT_WRITE_REG(hw, REG_SRAM_TXF_ADDR, 0x03bf02c0L);
  967. AT_WRITE_REG(hw, REG_SRAM_TRD_ADDR, 0x03df03c0L);
  968. AT_WRITE_REG(hw, REG_TXF_WATER_MARK, 0); /* TX watermark, to enter l1 state.*/
  969. AT_WRITE_REG(hw, REG_RXD_DMA_CTRL, 0); /* RXD threshold.*/
  970. }
  971. /* Load all of base address above */
  972. AT_WRITE_REG(hw, REG_LOAD_PTR, 1);
  973. }
  974. static void atl1c_configure_tx(struct atl1c_adapter *adapter)
  975. {
  976. struct atl1c_hw *hw = &adapter->hw;
  977. int max_pay_load;
  978. u16 tx_offload_thresh;
  979. u32 txq_ctrl_data;
  980. tx_offload_thresh = MAX_TSO_FRAME_SIZE;
  981. AT_WRITE_REG(hw, REG_TX_TSO_OFFLOAD_THRESH,
  982. (tx_offload_thresh >> 3) & TX_TSO_OFFLOAD_THRESH_MASK);
  983. max_pay_load = pcie_get_readrq(adapter->pdev) >> 8;
  984. hw->dmar_block = min_t(u32, max_pay_load, hw->dmar_block);
  985. /*
  986. * if BIOS had changed the dam-read-max-length to an invalid value,
  987. * restore it to default value
  988. */
  989. if (hw->dmar_block < DEVICE_CTRL_MAXRRS_MIN) {
  990. pcie_set_readrq(adapter->pdev, 128 << DEVICE_CTRL_MAXRRS_MIN);
  991. hw->dmar_block = DEVICE_CTRL_MAXRRS_MIN;
  992. }
  993. txq_ctrl_data =
  994. hw->nic_type == athr_l2c_b || hw->nic_type == athr_l2c_b2 ?
  995. L2CB_TXQ_CFGV : L1C_TXQ_CFGV;
  996. AT_WRITE_REG(hw, REG_TXQ_CTRL, txq_ctrl_data);
  997. }
  998. static void atl1c_configure_rx(struct atl1c_adapter *adapter)
  999. {
  1000. struct atl1c_hw *hw = &adapter->hw;
  1001. u32 rxq_ctrl_data;
  1002. rxq_ctrl_data = (hw->rfd_burst & RXQ_RFD_BURST_NUM_MASK) <<
  1003. RXQ_RFD_BURST_NUM_SHIFT;
  1004. if (hw->ctrl_flags & ATL1C_RX_IPV6_CHKSUM)
  1005. rxq_ctrl_data |= IPV6_CHKSUM_CTRL_EN;
  1006. /* aspm for gigabit */
  1007. if (hw->nic_type != athr_l1d_2 && (hw->device_id & 1) != 0)
  1008. rxq_ctrl_data = FIELD_SETX(rxq_ctrl_data, ASPM_THRUPUT_LIMIT,
  1009. ASPM_THRUPUT_LIMIT_100M);
  1010. AT_WRITE_REG(hw, REG_RXQ_CTRL, rxq_ctrl_data);
  1011. }
  1012. static void atl1c_configure_dma(struct atl1c_adapter *adapter)
  1013. {
  1014. struct atl1c_hw *hw = &adapter->hw;
  1015. u32 dma_ctrl_data;
  1016. dma_ctrl_data = FIELDX(DMA_CTRL_RORDER_MODE, DMA_CTRL_RORDER_MODE_OUT) |
  1017. DMA_CTRL_RREQ_PRI_DATA |
  1018. FIELDX(DMA_CTRL_RREQ_BLEN, hw->dmar_block) |
  1019. FIELDX(DMA_CTRL_WDLY_CNT, DMA_CTRL_WDLY_CNT_DEF) |
  1020. FIELDX(DMA_CTRL_RDLY_CNT, DMA_CTRL_RDLY_CNT_DEF);
  1021. AT_WRITE_REG(hw, REG_DMA_CTRL, dma_ctrl_data);
  1022. }
  1023. /*
  1024. * Stop the mac, transmit and receive units
  1025. * hw - Struct containing variables accessed by shared code
  1026. * return : 0 or idle status (if error)
  1027. */
  1028. static int atl1c_stop_mac(struct atl1c_hw *hw)
  1029. {
  1030. u32 data;
  1031. AT_READ_REG(hw, REG_RXQ_CTRL, &data);
  1032. data &= ~RXQ_CTRL_EN;
  1033. AT_WRITE_REG(hw, REG_RXQ_CTRL, data);
  1034. AT_READ_REG(hw, REG_TXQ_CTRL, &data);
  1035. data &= ~TXQ_CTRL_EN;
  1036. AT_WRITE_REG(hw, REG_TXQ_CTRL, data);
  1037. atl1c_wait_until_idle(hw, IDLE_STATUS_RXQ_BUSY | IDLE_STATUS_TXQ_BUSY);
  1038. AT_READ_REG(hw, REG_MAC_CTRL, &data);
  1039. data &= ~(MAC_CTRL_TX_EN | MAC_CTRL_RX_EN);
  1040. AT_WRITE_REG(hw, REG_MAC_CTRL, data);
  1041. return (int)atl1c_wait_until_idle(hw,
  1042. IDLE_STATUS_TXMAC_BUSY | IDLE_STATUS_RXMAC_BUSY);
  1043. }
  1044. static void atl1c_start_mac(struct atl1c_adapter *adapter)
  1045. {
  1046. struct atl1c_hw *hw = &adapter->hw;
  1047. u32 mac, txq, rxq;
  1048. hw->mac_duplex = adapter->link_duplex == FULL_DUPLEX ? true : false;
  1049. hw->mac_speed = adapter->link_speed == SPEED_1000 ?
  1050. atl1c_mac_speed_1000 : atl1c_mac_speed_10_100;
  1051. AT_READ_REG(hw, REG_TXQ_CTRL, &txq);
  1052. AT_READ_REG(hw, REG_RXQ_CTRL, &rxq);
  1053. AT_READ_REG(hw, REG_MAC_CTRL, &mac);
  1054. txq |= TXQ_CTRL_EN;
  1055. rxq |= RXQ_CTRL_EN;
  1056. mac |= MAC_CTRL_TX_EN | MAC_CTRL_TX_FLOW |
  1057. MAC_CTRL_RX_EN | MAC_CTRL_RX_FLOW |
  1058. MAC_CTRL_ADD_CRC | MAC_CTRL_PAD |
  1059. MAC_CTRL_BC_EN | MAC_CTRL_SINGLE_PAUSE_EN |
  1060. MAC_CTRL_HASH_ALG_CRC32;
  1061. if (hw->mac_duplex)
  1062. mac |= MAC_CTRL_DUPLX;
  1063. else
  1064. mac &= ~MAC_CTRL_DUPLX;
  1065. mac = FIELD_SETX(mac, MAC_CTRL_SPEED, hw->mac_speed);
  1066. mac = FIELD_SETX(mac, MAC_CTRL_PRMLEN, hw->preamble_len);
  1067. AT_WRITE_REG(hw, REG_TXQ_CTRL, txq);
  1068. AT_WRITE_REG(hw, REG_RXQ_CTRL, rxq);
  1069. AT_WRITE_REG(hw, REG_MAC_CTRL, mac);
  1070. }
  1071. /*
  1072. * Reset the transmit and receive units; mask and clear all interrupts.
  1073. * hw - Struct containing variables accessed by shared code
  1074. * return : 0 or idle status (if error)
  1075. */
  1076. static int atl1c_reset_mac(struct atl1c_hw *hw)
  1077. {
  1078. struct atl1c_adapter *adapter = hw->adapter;
  1079. struct pci_dev *pdev = adapter->pdev;
  1080. u32 ctrl_data = 0;
  1081. atl1c_stop_mac(hw);
  1082. /*
  1083. * Issue Soft Reset to the MAC. This will reset the chip's
  1084. * transmit, receive, DMA. It will not effect
  1085. * the current PCI configuration. The global reset bit is self-
  1086. * clearing, and should clear within a microsecond.
  1087. */
  1088. AT_READ_REG(hw, REG_MASTER_CTRL, &ctrl_data);
  1089. ctrl_data |= MASTER_CTRL_OOB_DIS;
  1090. AT_WRITE_REG(hw, REG_MASTER_CTRL, ctrl_data | MASTER_CTRL_SOFT_RST);
  1091. AT_WRITE_FLUSH(hw);
  1092. msleep(10);
  1093. /* Wait at least 10ms for All module to be Idle */
  1094. if (atl1c_wait_until_idle(hw, IDLE_STATUS_MASK)) {
  1095. dev_err(&pdev->dev,
  1096. "MAC state machine can't be idle since"
  1097. " disabled for 10ms second\n");
  1098. return -1;
  1099. }
  1100. AT_WRITE_REG(hw, REG_MASTER_CTRL, ctrl_data);
  1101. /* driver control speed/duplex */
  1102. AT_READ_REG(hw, REG_MAC_CTRL, &ctrl_data);
  1103. AT_WRITE_REG(hw, REG_MAC_CTRL, ctrl_data | MAC_CTRL_SPEED_MODE_SW);
  1104. /* clk switch setting */
  1105. AT_READ_REG(hw, REG_SERDES, &ctrl_data);
  1106. switch (hw->nic_type) {
  1107. case athr_l2c_b:
  1108. ctrl_data &= ~(SERDES_PHY_CLK_SLOWDOWN |
  1109. SERDES_MAC_CLK_SLOWDOWN);
  1110. AT_WRITE_REG(hw, REG_SERDES, ctrl_data);
  1111. break;
  1112. case athr_l2c_b2:
  1113. case athr_l1d_2:
  1114. ctrl_data |= SERDES_PHY_CLK_SLOWDOWN | SERDES_MAC_CLK_SLOWDOWN;
  1115. AT_WRITE_REG(hw, REG_SERDES, ctrl_data);
  1116. break;
  1117. default:
  1118. break;
  1119. }
  1120. return 0;
  1121. }
  1122. static void atl1c_disable_l0s_l1(struct atl1c_hw *hw)
  1123. {
  1124. u16 ctrl_flags = hw->ctrl_flags;
  1125. hw->ctrl_flags &= ~(ATL1C_ASPM_L0S_SUPPORT | ATL1C_ASPM_L1_SUPPORT);
  1126. atl1c_set_aspm(hw, SPEED_0);
  1127. hw->ctrl_flags = ctrl_flags;
  1128. }
  1129. /*
  1130. * Set ASPM state.
  1131. * Enable/disable L0s/L1 depend on link state.
  1132. */
  1133. static void atl1c_set_aspm(struct atl1c_hw *hw, u16 link_speed)
  1134. {
  1135. u32 pm_ctrl_data;
  1136. u32 link_l1_timer;
  1137. AT_READ_REG(hw, REG_PM_CTRL, &pm_ctrl_data);
  1138. pm_ctrl_data &= ~(PM_CTRL_ASPM_L1_EN |
  1139. PM_CTRL_ASPM_L0S_EN |
  1140. PM_CTRL_MAC_ASPM_CHK);
  1141. /* L1 timer */
  1142. if (hw->nic_type == athr_l2c_b2 || hw->nic_type == athr_l1d_2) {
  1143. pm_ctrl_data &= ~PMCTRL_TXL1_AFTER_L0S;
  1144. link_l1_timer =
  1145. link_speed == SPEED_1000 || link_speed == SPEED_100 ?
  1146. L1D_PMCTRL_L1_ENTRY_TM_16US : 1;
  1147. pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
  1148. L1D_PMCTRL_L1_ENTRY_TM, link_l1_timer);
  1149. } else {
  1150. link_l1_timer = hw->nic_type == athr_l2c_b ?
  1151. L2CB1_PM_CTRL_L1_ENTRY_TM : L1C_PM_CTRL_L1_ENTRY_TM;
  1152. if (link_speed != SPEED_1000 && link_speed != SPEED_100)
  1153. link_l1_timer = 1;
  1154. pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
  1155. PM_CTRL_L1_ENTRY_TIMER, link_l1_timer);
  1156. }
  1157. /* L0S/L1 enable */
  1158. if ((hw->ctrl_flags & ATL1C_ASPM_L0S_SUPPORT) && link_speed != SPEED_0)
  1159. pm_ctrl_data |= PM_CTRL_ASPM_L0S_EN | PM_CTRL_MAC_ASPM_CHK;
  1160. if (hw->ctrl_flags & ATL1C_ASPM_L1_SUPPORT)
  1161. pm_ctrl_data |= PM_CTRL_ASPM_L1_EN | PM_CTRL_MAC_ASPM_CHK;
  1162. /* l2cb & l1d & l2cb2 & l1d2 */
  1163. if (hw->nic_type == athr_l2c_b || hw->nic_type == athr_l1d ||
  1164. hw->nic_type == athr_l2c_b2 || hw->nic_type == athr_l1d_2) {
  1165. pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
  1166. PM_CTRL_PM_REQ_TIMER, PM_CTRL_PM_REQ_TO_DEF);
  1167. pm_ctrl_data |= PM_CTRL_RCVR_WT_TIMER |
  1168. PM_CTRL_SERDES_PD_EX_L1 |
  1169. PM_CTRL_CLK_SWH_L1;
  1170. pm_ctrl_data &= ~(PM_CTRL_SERDES_L1_EN |
  1171. PM_CTRL_SERDES_PLL_L1_EN |
  1172. PM_CTRL_SERDES_BUFS_RX_L1_EN |
  1173. PM_CTRL_SA_DLY_EN |
  1174. PM_CTRL_HOTRST);
  1175. /* disable l0s if link down or l2cb */
  1176. if (link_speed == SPEED_0 || hw->nic_type == athr_l2c_b)
  1177. pm_ctrl_data &= ~PM_CTRL_ASPM_L0S_EN;
  1178. } else { /* l1c */
  1179. pm_ctrl_data =
  1180. FIELD_SETX(pm_ctrl_data, PM_CTRL_L1_ENTRY_TIMER, 0);
  1181. if (link_speed != SPEED_0) {
  1182. pm_ctrl_data |= PM_CTRL_SERDES_L1_EN |
  1183. PM_CTRL_SERDES_PLL_L1_EN |
  1184. PM_CTRL_SERDES_BUFS_RX_L1_EN;
  1185. pm_ctrl_data &= ~(PM_CTRL_SERDES_PD_EX_L1 |
  1186. PM_CTRL_CLK_SWH_L1 |
  1187. PM_CTRL_ASPM_L0S_EN |
  1188. PM_CTRL_ASPM_L1_EN);
  1189. } else { /* link down */
  1190. pm_ctrl_data |= PM_CTRL_CLK_SWH_L1;
  1191. pm_ctrl_data &= ~(PM_CTRL_SERDES_L1_EN |
  1192. PM_CTRL_SERDES_PLL_L1_EN |
  1193. PM_CTRL_SERDES_BUFS_RX_L1_EN |
  1194. PM_CTRL_ASPM_L0S_EN);
  1195. }
  1196. }
  1197. AT_WRITE_REG(hw, REG_PM_CTRL, pm_ctrl_data);
  1198. return;
  1199. }
  1200. /**
  1201. * atl1c_configure - Configure Transmit&Receive Unit after Reset
  1202. * @adapter: board private structure
  1203. *
  1204. * Configure the Tx /Rx unit of the MAC after a reset.
  1205. */
  1206. static int atl1c_configure_mac(struct atl1c_adapter *adapter)
  1207. {
  1208. struct atl1c_hw *hw = &adapter->hw;
  1209. u32 master_ctrl_data = 0;
  1210. u32 intr_modrt_data;
  1211. u32 data;
  1212. AT_READ_REG(hw, REG_MASTER_CTRL, &master_ctrl_data);
  1213. master_ctrl_data &= ~(MASTER_CTRL_TX_ITIMER_EN |
  1214. MASTER_CTRL_RX_ITIMER_EN |
  1215. MASTER_CTRL_INT_RDCLR);
  1216. /* clear interrupt status */
  1217. AT_WRITE_REG(hw, REG_ISR, 0xFFFFFFFF);
  1218. /* Clear any WOL status */
  1219. AT_WRITE_REG(hw, REG_WOL_CTRL, 0);
  1220. /* set Interrupt Clear Timer
  1221. * HW will enable self to assert interrupt event to system after
  1222. * waiting x-time for software to notify it accept interrupt.
  1223. */
  1224. data = CLK_GATING_EN_ALL;
  1225. if (hw->ctrl_flags & ATL1C_CLK_GATING_EN) {
  1226. if (hw->nic_type == athr_l2c_b)
  1227. data &= ~CLK_GATING_RXMAC_EN;
  1228. } else
  1229. data = 0;
  1230. AT_WRITE_REG(hw, REG_CLK_GATING_CTRL, data);
  1231. AT_WRITE_REG(hw, REG_INT_RETRIG_TIMER,
  1232. hw->ict & INT_RETRIG_TIMER_MASK);
  1233. atl1c_configure_des_ring(adapter);
  1234. if (hw->ctrl_flags & ATL1C_INTR_MODRT_ENABLE) {
  1235. intr_modrt_data = (hw->tx_imt & IRQ_MODRT_TIMER_MASK) <<
  1236. IRQ_MODRT_TX_TIMER_SHIFT;
  1237. intr_modrt_data |= (hw->rx_imt & IRQ_MODRT_TIMER_MASK) <<
  1238. IRQ_MODRT_RX_TIMER_SHIFT;
  1239. AT_WRITE_REG(hw, REG_IRQ_MODRT_TIMER_INIT, intr_modrt_data);
  1240. master_ctrl_data |=
  1241. MASTER_CTRL_TX_ITIMER_EN | MASTER_CTRL_RX_ITIMER_EN;
  1242. }
  1243. if (hw->ctrl_flags & ATL1C_INTR_CLEAR_ON_READ)
  1244. master_ctrl_data |= MASTER_CTRL_INT_RDCLR;
  1245. master_ctrl_data |= MASTER_CTRL_SA_TIMER_EN;
  1246. AT_WRITE_REG(hw, REG_MASTER_CTRL, master_ctrl_data);
  1247. AT_WRITE_REG(hw, REG_SMB_STAT_TIMER,
  1248. hw->smb_timer & SMB_STAT_TIMER_MASK);
  1249. /* set MTU */
  1250. AT_WRITE_REG(hw, REG_MTU, hw->max_frame_size + ETH_HLEN +
  1251. VLAN_HLEN + ETH_FCS_LEN);
  1252. atl1c_configure_tx(adapter);
  1253. atl1c_configure_rx(adapter);
  1254. atl1c_configure_dma(adapter);
  1255. return 0;
  1256. }
  1257. static int atl1c_configure(struct atl1c_adapter *adapter)
  1258. {
  1259. struct net_device *netdev = adapter->netdev;
  1260. int num;
  1261. atl1c_init_ring_ptrs(adapter);
  1262. atl1c_set_multi(netdev);
  1263. atl1c_restore_vlan(adapter);
  1264. num = atl1c_alloc_rx_buffer(adapter);
  1265. if (unlikely(num == 0))
  1266. return -ENOMEM;
  1267. if (atl1c_configure_mac(adapter))
  1268. return -EIO;
  1269. return 0;
  1270. }
  1271. static void atl1c_update_hw_stats(struct atl1c_adapter *adapter)
  1272. {
  1273. u16 hw_reg_addr = 0;
  1274. unsigned long *stats_item = NULL;
  1275. u32 data;
  1276. /* update rx status */
  1277. hw_reg_addr = REG_MAC_RX_STATUS_BIN;
  1278. stats_item = &adapter->hw_stats.rx_ok;
  1279. while (hw_reg_addr <= REG_MAC_RX_STATUS_END) {
  1280. AT_READ_REG(&adapter->hw, hw_reg_addr, &data);
  1281. *stats_item += data;
  1282. stats_item++;
  1283. hw_reg_addr += 4;
  1284. }
  1285. /* update tx status */
  1286. hw_reg_addr = REG_MAC_TX_STATUS_BIN;
  1287. stats_item = &adapter->hw_stats.tx_ok;
  1288. while (hw_reg_addr <= REG_MAC_TX_STATUS_END) {
  1289. AT_READ_REG(&adapter->hw, hw_reg_addr, &data);
  1290. *stats_item += data;
  1291. stats_item++;
  1292. hw_reg_addr += 4;
  1293. }
  1294. }
  1295. /**
  1296. * atl1c_get_stats - Get System Network Statistics
  1297. * @netdev: network interface device structure
  1298. *
  1299. * Returns the address of the device statistics structure.
  1300. * The statistics are actually updated from the timer callback.
  1301. */
  1302. static struct net_device_stats *atl1c_get_stats(struct net_device *netdev)
  1303. {
  1304. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1305. struct atl1c_hw_stats *hw_stats = &adapter->hw_stats;
  1306. struct net_device_stats *net_stats = &netdev->stats;
  1307. atl1c_update_hw_stats(adapter);
  1308. net_stats->rx_bytes = hw_stats->rx_byte_cnt;
  1309. net_stats->tx_bytes = hw_stats->tx_byte_cnt;
  1310. net_stats->multicast = hw_stats->rx_mcast;
  1311. net_stats->collisions = hw_stats->tx_1_col +
  1312. hw_stats->tx_2_col +
  1313. hw_stats->tx_late_col +
  1314. hw_stats->tx_abort_col;
  1315. net_stats->rx_errors = hw_stats->rx_frag +
  1316. hw_stats->rx_fcs_err +
  1317. hw_stats->rx_len_err +
  1318. hw_stats->rx_sz_ov +
  1319. hw_stats->rx_rrd_ov +
  1320. hw_stats->rx_align_err +
  1321. hw_stats->rx_rxf_ov;
  1322. net_stats->rx_fifo_errors = hw_stats->rx_rxf_ov;
  1323. net_stats->rx_length_errors = hw_stats->rx_len_err;
  1324. net_stats->rx_crc_errors = hw_stats->rx_fcs_err;
  1325. net_stats->rx_frame_errors = hw_stats->rx_align_err;
  1326. net_stats->rx_dropped = hw_stats->rx_rrd_ov;
  1327. net_stats->tx_errors = hw_stats->tx_late_col +
  1328. hw_stats->tx_abort_col +
  1329. hw_stats->tx_underrun +
  1330. hw_stats->tx_trunc;
  1331. net_stats->tx_fifo_errors = hw_stats->tx_underrun;
  1332. net_stats->tx_aborted_errors = hw_stats->tx_abort_col;
  1333. net_stats->tx_window_errors = hw_stats->tx_late_col;
  1334. net_stats->rx_packets = hw_stats->rx_ok + net_stats->rx_errors;
  1335. net_stats->tx_packets = hw_stats->tx_ok + net_stats->tx_errors;
  1336. return net_stats;
  1337. }
  1338. static inline void atl1c_clear_phy_int(struct atl1c_adapter *adapter)
  1339. {
  1340. u16 phy_data;
  1341. spin_lock(&adapter->mdio_lock);
  1342. atl1c_read_phy_reg(&adapter->hw, MII_ISR, &phy_data);
  1343. spin_unlock(&adapter->mdio_lock);
  1344. }
  1345. static bool atl1c_clean_tx_irq(struct atl1c_adapter *adapter,
  1346. enum atl1c_trans_queue type)
  1347. {
  1348. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1349. struct atl1c_buffer *buffer_info;
  1350. struct pci_dev *pdev = adapter->pdev;
  1351. u16 next_to_clean = atomic_read(&tpd_ring->next_to_clean);
  1352. u16 hw_next_to_clean;
  1353. u16 reg;
  1354. unsigned int total_bytes = 0, total_packets = 0;
  1355. reg = type == atl1c_trans_high ? REG_TPD_PRI1_CIDX : REG_TPD_PRI0_CIDX;
  1356. AT_READ_REGW(&adapter->hw, reg, &hw_next_to_clean);
  1357. while (next_to_clean != hw_next_to_clean) {
  1358. buffer_info = &tpd_ring->buffer_info[next_to_clean];
  1359. if (buffer_info->skb) {
  1360. total_bytes += buffer_info->skb->len;
  1361. total_packets++;
  1362. }
  1363. atl1c_clean_buffer(pdev, buffer_info);
  1364. if (++next_to_clean == tpd_ring->count)
  1365. next_to_clean = 0;
  1366. atomic_set(&tpd_ring->next_to_clean, next_to_clean);
  1367. }
  1368. netdev_completed_queue(adapter->netdev, total_packets, total_bytes);
  1369. if (netif_queue_stopped(adapter->netdev) &&
  1370. netif_carrier_ok(adapter->netdev)) {
  1371. netif_wake_queue(adapter->netdev);
  1372. }
  1373. return true;
  1374. }
  1375. /**
  1376. * atl1c_intr - Interrupt Handler
  1377. * @irq: interrupt number
  1378. * @data: pointer to a network interface device structure
  1379. */
  1380. static irqreturn_t atl1c_intr(int irq, void *data)
  1381. {
  1382. struct net_device *netdev = data;
  1383. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1384. struct pci_dev *pdev = adapter->pdev;
  1385. struct atl1c_hw *hw = &adapter->hw;
  1386. int max_ints = AT_MAX_INT_WORK;
  1387. int handled = IRQ_NONE;
  1388. u32 status;
  1389. u32 reg_data;
  1390. do {
  1391. AT_READ_REG(hw, REG_ISR, &reg_data);
  1392. status = reg_data & hw->intr_mask;
  1393. if (status == 0 || (status & ISR_DIS_INT) != 0) {
  1394. if (max_ints != AT_MAX_INT_WORK)
  1395. handled = IRQ_HANDLED;
  1396. break;
  1397. }
  1398. /* link event */
  1399. if (status & ISR_GPHY)
  1400. atl1c_clear_phy_int(adapter);
  1401. /* Ack ISR */
  1402. AT_WRITE_REG(hw, REG_ISR, status | ISR_DIS_INT);
  1403. if (status & ISR_RX_PKT) {
  1404. if (likely(napi_schedule_prep(&adapter->napi))) {
  1405. hw->intr_mask &= ~ISR_RX_PKT;
  1406. AT_WRITE_REG(hw, REG_IMR, hw->intr_mask);
  1407. __napi_schedule(&adapter->napi);
  1408. }
  1409. }
  1410. if (status & ISR_TX_PKT)
  1411. atl1c_clean_tx_irq(adapter, atl1c_trans_normal);
  1412. handled = IRQ_HANDLED;
  1413. /* check if PCIE PHY Link down */
  1414. if (status & ISR_ERROR) {
  1415. if (netif_msg_hw(adapter))
  1416. dev_err(&pdev->dev,
  1417. "atl1c hardware error (status = 0x%x)\n",
  1418. status & ISR_ERROR);
  1419. /* reset MAC */
  1420. set_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event);
  1421. schedule_work(&adapter->common_task);
  1422. return IRQ_HANDLED;
  1423. }
  1424. if (status & ISR_OVER)
  1425. if (netif_msg_intr(adapter))
  1426. dev_warn(&pdev->dev,
  1427. "TX/RX overflow (status = 0x%x)\n",
  1428. status & ISR_OVER);
  1429. /* link event */
  1430. if (status & (ISR_GPHY | ISR_MANUAL)) {
  1431. netdev->stats.tx_carrier_errors++;
  1432. atl1c_link_chg_event(adapter);
  1433. break;
  1434. }
  1435. } while (--max_ints > 0);
  1436. /* re-enable Interrupt*/
  1437. AT_WRITE_REG(&adapter->hw, REG_ISR, 0);
  1438. return handled;
  1439. }
  1440. static inline void atl1c_rx_checksum(struct atl1c_adapter *adapter,
  1441. struct sk_buff *skb, struct atl1c_recv_ret_status *prrs)
  1442. {
  1443. /*
  1444. * The pid field in RRS in not correct sometimes, so we
  1445. * cannot figure out if the packet is fragmented or not,
  1446. * so we tell the KERNEL CHECKSUM_NONE
  1447. */
  1448. skb_checksum_none_assert(skb);
  1449. }
  1450. static struct sk_buff *atl1c_alloc_skb(struct atl1c_adapter *adapter)
  1451. {
  1452. struct sk_buff *skb;
  1453. struct page *page;
  1454. if (adapter->rx_frag_size > PAGE_SIZE)
  1455. return netdev_alloc_skb(adapter->netdev,
  1456. adapter->rx_buffer_len);
  1457. page = adapter->rx_page;
  1458. if (!page) {
  1459. adapter->rx_page = page = alloc_page(GFP_ATOMIC);
  1460. if (unlikely(!page))
  1461. return NULL;
  1462. adapter->rx_page_offset = 0;
  1463. }
  1464. skb = build_skb(page_address(page) + adapter->rx_page_offset,
  1465. adapter->rx_frag_size);
  1466. if (likely(skb)) {
  1467. adapter->rx_page_offset += adapter->rx_frag_size;
  1468. if (adapter->rx_page_offset >= PAGE_SIZE)
  1469. adapter->rx_page = NULL;
  1470. else
  1471. get_page(page);
  1472. }
  1473. return skb;
  1474. }
  1475. static int atl1c_alloc_rx_buffer(struct atl1c_adapter *adapter)
  1476. {
  1477. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  1478. struct pci_dev *pdev = adapter->pdev;
  1479. struct atl1c_buffer *buffer_info, *next_info;
  1480. struct sk_buff *skb;
  1481. void *vir_addr = NULL;
  1482. u16 num_alloc = 0;
  1483. u16 rfd_next_to_use, next_next;
  1484. struct atl1c_rx_free_desc *rfd_desc;
  1485. dma_addr_t mapping;
  1486. next_next = rfd_next_to_use = rfd_ring->next_to_use;
  1487. if (++next_next == rfd_ring->count)
  1488. next_next = 0;
  1489. buffer_info = &rfd_ring->buffer_info[rfd_next_to_use];
  1490. next_info = &rfd_ring->buffer_info[next_next];
  1491. while (next_info->flags & ATL1C_BUFFER_FREE) {
  1492. rfd_desc = ATL1C_RFD_DESC(rfd_ring, rfd_next_to_use);
  1493. skb = atl1c_alloc_skb(adapter);
  1494. if (unlikely(!skb)) {
  1495. if (netif_msg_rx_err(adapter))
  1496. dev_warn(&pdev->dev, "alloc rx buffer failed\n");
  1497. break;
  1498. }
  1499. /*
  1500. * Make buffer alignment 2 beyond a 16 byte boundary
  1501. * this will result in a 16 byte aligned IP header after
  1502. * the 14 byte MAC header is removed
  1503. */
  1504. vir_addr = skb->data;
  1505. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1506. buffer_info->skb = skb;
  1507. buffer_info->length = adapter->rx_buffer_len;
  1508. mapping = pci_map_single(pdev, vir_addr,
  1509. buffer_info->length,
  1510. PCI_DMA_FROMDEVICE);
  1511. if (unlikely(pci_dma_mapping_error(pdev, mapping))) {
  1512. dev_kfree_skb(skb);
  1513. buffer_info->skb = NULL;
  1514. buffer_info->length = 0;
  1515. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
  1516. netif_warn(adapter, rx_err, adapter->netdev, "RX pci_map_single failed");
  1517. break;
  1518. }
  1519. buffer_info->dma = mapping;
  1520. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
  1521. ATL1C_PCIMAP_FROMDEVICE);
  1522. rfd_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
  1523. rfd_next_to_use = next_next;
  1524. if (++next_next == rfd_ring->count)
  1525. next_next = 0;
  1526. buffer_info = &rfd_ring->buffer_info[rfd_next_to_use];
  1527. next_info = &rfd_ring->buffer_info[next_next];
  1528. num_alloc++;
  1529. }
  1530. if (num_alloc) {
  1531. /* TODO: update mailbox here */
  1532. wmb();
  1533. rfd_ring->next_to_use = rfd_next_to_use;
  1534. AT_WRITE_REG(&adapter->hw, REG_MB_RFD0_PROD_IDX,
  1535. rfd_ring->next_to_use & MB_RFDX_PROD_IDX_MASK);
  1536. }
  1537. return num_alloc;
  1538. }
  1539. static void atl1c_clean_rrd(struct atl1c_rrd_ring *rrd_ring,
  1540. struct atl1c_recv_ret_status *rrs, u16 num)
  1541. {
  1542. u16 i;
  1543. /* the relationship between rrd and rfd is one map one */
  1544. for (i = 0; i < num; i++, rrs = ATL1C_RRD_DESC(rrd_ring,
  1545. rrd_ring->next_to_clean)) {
  1546. rrs->word3 &= ~RRS_RXD_UPDATED;
  1547. if (++rrd_ring->next_to_clean == rrd_ring->count)
  1548. rrd_ring->next_to_clean = 0;
  1549. }
  1550. }
  1551. static void atl1c_clean_rfd(struct atl1c_rfd_ring *rfd_ring,
  1552. struct atl1c_recv_ret_status *rrs, u16 num)
  1553. {
  1554. u16 i;
  1555. u16 rfd_index;
  1556. struct atl1c_buffer *buffer_info = rfd_ring->buffer_info;
  1557. rfd_index = (rrs->word0 >> RRS_RX_RFD_INDEX_SHIFT) &
  1558. RRS_RX_RFD_INDEX_MASK;
  1559. for (i = 0; i < num; i++) {
  1560. buffer_info[rfd_index].skb = NULL;
  1561. ATL1C_SET_BUFFER_STATE(&buffer_info[rfd_index],
  1562. ATL1C_BUFFER_FREE);
  1563. if (++rfd_index == rfd_ring->count)
  1564. rfd_index = 0;
  1565. }
  1566. rfd_ring->next_to_clean = rfd_index;
  1567. }
  1568. static void atl1c_clean_rx_irq(struct atl1c_adapter *adapter,
  1569. int *work_done, int work_to_do)
  1570. {
  1571. u16 rfd_num, rfd_index;
  1572. u16 count = 0;
  1573. u16 length;
  1574. struct pci_dev *pdev = adapter->pdev;
  1575. struct net_device *netdev = adapter->netdev;
  1576. struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
  1577. struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
  1578. struct sk_buff *skb;
  1579. struct atl1c_recv_ret_status *rrs;
  1580. struct atl1c_buffer *buffer_info;
  1581. while (1) {
  1582. if (*work_done >= work_to_do)
  1583. break;
  1584. rrs = ATL1C_RRD_DESC(rrd_ring, rrd_ring->next_to_clean);
  1585. if (likely(RRS_RXD_IS_VALID(rrs->word3))) {
  1586. rfd_num = (rrs->word0 >> RRS_RX_RFD_CNT_SHIFT) &
  1587. RRS_RX_RFD_CNT_MASK;
  1588. if (unlikely(rfd_num != 1))
  1589. /* TODO support mul rfd*/
  1590. if (netif_msg_rx_err(adapter))
  1591. dev_warn(&pdev->dev,
  1592. "Multi rfd not support yet!\n");
  1593. goto rrs_checked;
  1594. } else {
  1595. break;
  1596. }
  1597. rrs_checked:
  1598. atl1c_clean_rrd(rrd_ring, rrs, rfd_num);
  1599. if (rrs->word3 & (RRS_RX_ERR_SUM | RRS_802_3_LEN_ERR)) {
  1600. atl1c_clean_rfd(rfd_ring, rrs, rfd_num);
  1601. if (netif_msg_rx_err(adapter))
  1602. dev_warn(&pdev->dev,
  1603. "wrong packet! rrs word3 is %x\n",
  1604. rrs->word3);
  1605. continue;
  1606. }
  1607. length = le16_to_cpu((rrs->word3 >> RRS_PKT_SIZE_SHIFT) &
  1608. RRS_PKT_SIZE_MASK);
  1609. /* Good Receive */
  1610. if (likely(rfd_num == 1)) {
  1611. rfd_index = (rrs->word0 >> RRS_RX_RFD_INDEX_SHIFT) &
  1612. RRS_RX_RFD_INDEX_MASK;
  1613. buffer_info = &rfd_ring->buffer_info[rfd_index];
  1614. pci_unmap_single(pdev, buffer_info->dma,
  1615. buffer_info->length, PCI_DMA_FROMDEVICE);
  1616. skb = buffer_info->skb;
  1617. } else {
  1618. /* TODO */
  1619. if (netif_msg_rx_err(adapter))
  1620. dev_warn(&pdev->dev,
  1621. "Multi rfd not support yet!\n");
  1622. break;
  1623. }
  1624. atl1c_clean_rfd(rfd_ring, rrs, rfd_num);
  1625. skb_put(skb, length - ETH_FCS_LEN);
  1626. skb->protocol = eth_type_trans(skb, netdev);
  1627. atl1c_rx_checksum(adapter, skb, rrs);
  1628. if (rrs->word3 & RRS_VLAN_INS) {
  1629. u16 vlan;
  1630. AT_TAG_TO_VLAN(rrs->vlan_tag, vlan);
  1631. vlan = le16_to_cpu(vlan);
  1632. __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan);
  1633. }
  1634. netif_receive_skb(skb);
  1635. (*work_done)++;
  1636. count++;
  1637. }
  1638. if (count)
  1639. atl1c_alloc_rx_buffer(adapter);
  1640. }
  1641. /**
  1642. * atl1c_clean - NAPI Rx polling callback
  1643. */
  1644. static int atl1c_clean(struct napi_struct *napi, int budget)
  1645. {
  1646. struct atl1c_adapter *adapter =
  1647. container_of(napi, struct atl1c_adapter, napi);
  1648. int work_done = 0;
  1649. /* Keep link state information with original netdev */
  1650. if (!netif_carrier_ok(adapter->netdev))
  1651. goto quit_polling;
  1652. /* just enable one RXQ */
  1653. atl1c_clean_rx_irq(adapter, &work_done, budget);
  1654. if (work_done < budget) {
  1655. quit_polling:
  1656. napi_complete(napi);
  1657. adapter->hw.intr_mask |= ISR_RX_PKT;
  1658. AT_WRITE_REG(&adapter->hw, REG_IMR, adapter->hw.intr_mask);
  1659. }
  1660. return work_done;
  1661. }
  1662. #ifdef CONFIG_NET_POLL_CONTROLLER
  1663. /*
  1664. * Polling 'interrupt' - used by things like netconsole to send skbs
  1665. * without having to re-enable interrupts. It's not called while
  1666. * the interrupt routine is executing.
  1667. */
  1668. static void atl1c_netpoll(struct net_device *netdev)
  1669. {
  1670. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1671. disable_irq(adapter->pdev->irq);
  1672. atl1c_intr(adapter->pdev->irq, netdev);
  1673. enable_irq(adapter->pdev->irq);
  1674. }
  1675. #endif
  1676. static inline u16 atl1c_tpd_avail(struct atl1c_adapter *adapter, enum atl1c_trans_queue type)
  1677. {
  1678. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1679. u16 next_to_use = 0;
  1680. u16 next_to_clean = 0;
  1681. next_to_clean = atomic_read(&tpd_ring->next_to_clean);
  1682. next_to_use = tpd_ring->next_to_use;
  1683. return (u16)(next_to_clean > next_to_use) ?
  1684. (next_to_clean - next_to_use - 1) :
  1685. (tpd_ring->count + next_to_clean - next_to_use - 1);
  1686. }
  1687. /*
  1688. * get next usable tpd
  1689. * Note: should call atl1c_tdp_avail to make sure
  1690. * there is enough tpd to use
  1691. */
  1692. static struct atl1c_tpd_desc *atl1c_get_tpd(struct atl1c_adapter *adapter,
  1693. enum atl1c_trans_queue type)
  1694. {
  1695. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1696. struct atl1c_tpd_desc *tpd_desc;
  1697. u16 next_to_use = 0;
  1698. next_to_use = tpd_ring->next_to_use;
  1699. if (++tpd_ring->next_to_use == tpd_ring->count)
  1700. tpd_ring->next_to_use = 0;
  1701. tpd_desc = ATL1C_TPD_DESC(tpd_ring, next_to_use);
  1702. memset(tpd_desc, 0, sizeof(struct atl1c_tpd_desc));
  1703. return tpd_desc;
  1704. }
  1705. static struct atl1c_buffer *
  1706. atl1c_get_tx_buffer(struct atl1c_adapter *adapter, struct atl1c_tpd_desc *tpd)
  1707. {
  1708. struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
  1709. return &tpd_ring->buffer_info[tpd -
  1710. (struct atl1c_tpd_desc *)tpd_ring->desc];
  1711. }
  1712. /* Calculate the transmit packet descript needed*/
  1713. static u16 atl1c_cal_tpd_req(const struct sk_buff *skb)
  1714. {
  1715. u16 tpd_req;
  1716. u16 proto_hdr_len = 0;
  1717. tpd_req = skb_shinfo(skb)->nr_frags + 1;
  1718. if (skb_is_gso(skb)) {
  1719. proto_hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  1720. if (proto_hdr_len < skb_headlen(skb))
  1721. tpd_req++;
  1722. if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6)
  1723. tpd_req++;
  1724. }
  1725. return tpd_req;
  1726. }
  1727. static int atl1c_tso_csum(struct atl1c_adapter *adapter,
  1728. struct sk_buff *skb,
  1729. struct atl1c_tpd_desc **tpd,
  1730. enum atl1c_trans_queue type)
  1731. {
  1732. struct pci_dev *pdev = adapter->pdev;
  1733. unsigned short offload_type;
  1734. u8 hdr_len;
  1735. u32 real_len;
  1736. if (skb_is_gso(skb)) {
  1737. int err;
  1738. err = skb_cow_head(skb, 0);
  1739. if (err < 0)
  1740. return err;
  1741. offload_type = skb_shinfo(skb)->gso_type;
  1742. if (offload_type & SKB_GSO_TCPV4) {
  1743. real_len = (((unsigned char *)ip_hdr(skb) - skb->data)
  1744. + ntohs(ip_hdr(skb)->tot_len));
  1745. if (real_len < skb->len)
  1746. pskb_trim(skb, real_len);
  1747. hdr_len = (skb_transport_offset(skb) + tcp_hdrlen(skb));
  1748. if (unlikely(skb->len == hdr_len)) {
  1749. /* only xsum need */
  1750. if (netif_msg_tx_queued(adapter))
  1751. dev_warn(&pdev->dev,
  1752. "IPV4 tso with zero data??\n");
  1753. goto check_sum;
  1754. } else {
  1755. ip_hdr(skb)->check = 0;
  1756. tcp_hdr(skb)->check = ~csum_tcpudp_magic(
  1757. ip_hdr(skb)->saddr,
  1758. ip_hdr(skb)->daddr,
  1759. 0, IPPROTO_TCP, 0);
  1760. (*tpd)->word1 |= 1 << TPD_IPV4_PACKET_SHIFT;
  1761. }
  1762. }
  1763. if (offload_type & SKB_GSO_TCPV6) {
  1764. struct atl1c_tpd_ext_desc *etpd =
  1765. *(struct atl1c_tpd_ext_desc **)(tpd);
  1766. memset(etpd, 0, sizeof(struct atl1c_tpd_ext_desc));
  1767. *tpd = atl1c_get_tpd(adapter, type);
  1768. ipv6_hdr(skb)->payload_len = 0;
  1769. /* check payload == 0 byte ? */
  1770. hdr_len = (skb_transport_offset(skb) + tcp_hdrlen(skb));
  1771. if (unlikely(skb->len == hdr_len)) {
  1772. /* only xsum need */
  1773. if (netif_msg_tx_queued(adapter))
  1774. dev_warn(&pdev->dev,
  1775. "IPV6 tso with zero data??\n");
  1776. goto check_sum;
  1777. } else
  1778. tcp_hdr(skb)->check = ~csum_ipv6_magic(
  1779. &ipv6_hdr(skb)->saddr,
  1780. &ipv6_hdr(skb)->daddr,
  1781. 0, IPPROTO_TCP, 0);
  1782. etpd->word1 |= 1 << TPD_LSO_EN_SHIFT;
  1783. etpd->word1 |= 1 << TPD_LSO_VER_SHIFT;
  1784. etpd->pkt_len = cpu_to_le32(skb->len);
  1785. (*tpd)->word1 |= 1 << TPD_LSO_VER_SHIFT;
  1786. }
  1787. (*tpd)->word1 |= 1 << TPD_LSO_EN_SHIFT;
  1788. (*tpd)->word1 |= (skb_transport_offset(skb) & TPD_TCPHDR_OFFSET_MASK) <<
  1789. TPD_TCPHDR_OFFSET_SHIFT;
  1790. (*tpd)->word1 |= (skb_shinfo(skb)->gso_size & TPD_MSS_MASK) <<
  1791. TPD_MSS_SHIFT;
  1792. return 0;
  1793. }
  1794. check_sum:
  1795. if (likely(skb->ip_summed == CHECKSUM_PARTIAL)) {
  1796. u8 css, cso;
  1797. cso = skb_checksum_start_offset(skb);
  1798. if (unlikely(cso & 0x1)) {
  1799. if (netif_msg_tx_err(adapter))
  1800. dev_err(&adapter->pdev->dev,
  1801. "payload offset should not an event number\n");
  1802. return -1;
  1803. } else {
  1804. css = cso + skb->csum_offset;
  1805. (*tpd)->word1 |= ((cso >> 1) & TPD_PLOADOFFSET_MASK) <<
  1806. TPD_PLOADOFFSET_SHIFT;
  1807. (*tpd)->word1 |= ((css >> 1) & TPD_CCSUM_OFFSET_MASK) <<
  1808. TPD_CCSUM_OFFSET_SHIFT;
  1809. (*tpd)->word1 |= 1 << TPD_CCSUM_EN_SHIFT;
  1810. }
  1811. }
  1812. return 0;
  1813. }
  1814. static void atl1c_tx_rollback(struct atl1c_adapter *adpt,
  1815. struct atl1c_tpd_desc *first_tpd,
  1816. enum atl1c_trans_queue type)
  1817. {
  1818. struct atl1c_tpd_ring *tpd_ring = &adpt->tpd_ring[type];
  1819. struct atl1c_buffer *buffer_info;
  1820. struct atl1c_tpd_desc *tpd;
  1821. u16 first_index, index;
  1822. first_index = first_tpd - (struct atl1c_tpd_desc *)tpd_ring->desc;
  1823. index = first_index;
  1824. while (index != tpd_ring->next_to_use) {
  1825. tpd = ATL1C_TPD_DESC(tpd_ring, index);
  1826. buffer_info = &tpd_ring->buffer_info[index];
  1827. atl1c_clean_buffer(adpt->pdev, buffer_info);
  1828. memset(tpd, 0, sizeof(struct atl1c_tpd_desc));
  1829. if (++index == tpd_ring->count)
  1830. index = 0;
  1831. }
  1832. tpd_ring->next_to_use = first_index;
  1833. }
  1834. static int atl1c_tx_map(struct atl1c_adapter *adapter,
  1835. struct sk_buff *skb, struct atl1c_tpd_desc *tpd,
  1836. enum atl1c_trans_queue type)
  1837. {
  1838. struct atl1c_tpd_desc *use_tpd = NULL;
  1839. struct atl1c_buffer *buffer_info = NULL;
  1840. u16 buf_len = skb_headlen(skb);
  1841. u16 map_len = 0;
  1842. u16 mapped_len = 0;
  1843. u16 hdr_len = 0;
  1844. u16 nr_frags;
  1845. u16 f;
  1846. int tso;
  1847. nr_frags = skb_shinfo(skb)->nr_frags;
  1848. tso = (tpd->word1 >> TPD_LSO_EN_SHIFT) & TPD_LSO_EN_MASK;
  1849. if (tso) {
  1850. /* TSO */
  1851. map_len = hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  1852. use_tpd = tpd;
  1853. buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
  1854. buffer_info->length = map_len;
  1855. buffer_info->dma = pci_map_single(adapter->pdev,
  1856. skb->data, hdr_len, PCI_DMA_TODEVICE);
  1857. if (unlikely(pci_dma_mapping_error(adapter->pdev,
  1858. buffer_info->dma)))
  1859. goto err_dma;
  1860. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1861. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
  1862. ATL1C_PCIMAP_TODEVICE);
  1863. mapped_len += map_len;
  1864. use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
  1865. use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
  1866. }
  1867. if (mapped_len < buf_len) {
  1868. /* mapped_len == 0, means we should use the first tpd,
  1869. which is given by caller */
  1870. if (mapped_len == 0)
  1871. use_tpd = tpd;
  1872. else {
  1873. use_tpd = atl1c_get_tpd(adapter, type);
  1874. memcpy(use_tpd, tpd, sizeof(struct atl1c_tpd_desc));
  1875. }
  1876. buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
  1877. buffer_info->length = buf_len - mapped_len;
  1878. buffer_info->dma =
  1879. pci_map_single(adapter->pdev, skb->data + mapped_len,
  1880. buffer_info->length, PCI_DMA_TODEVICE);
  1881. if (unlikely(pci_dma_mapping_error(adapter->pdev,
  1882. buffer_info->dma)))
  1883. goto err_dma;
  1884. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1885. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
  1886. ATL1C_PCIMAP_TODEVICE);
  1887. use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
  1888. use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
  1889. }
  1890. for (f = 0; f < nr_frags; f++) {
  1891. struct skb_frag_struct *frag;
  1892. frag = &skb_shinfo(skb)->frags[f];
  1893. use_tpd = atl1c_get_tpd(adapter, type);
  1894. memcpy(use_tpd, tpd, sizeof(struct atl1c_tpd_desc));
  1895. buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
  1896. buffer_info->length = skb_frag_size(frag);
  1897. buffer_info->dma = skb_frag_dma_map(&adapter->pdev->dev,
  1898. frag, 0,
  1899. buffer_info->length,
  1900. DMA_TO_DEVICE);
  1901. if (dma_mapping_error(&adapter->pdev->dev, buffer_info->dma))
  1902. goto err_dma;
  1903. ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
  1904. ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_PAGE,
  1905. ATL1C_PCIMAP_TODEVICE);
  1906. use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
  1907. use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
  1908. }
  1909. /* The last tpd */
  1910. use_tpd->word1 |= 1 << TPD_EOP_SHIFT;
  1911. /* The last buffer info contain the skb address,
  1912. so it will be free after unmap */
  1913. buffer_info->skb = skb;
  1914. return 0;
  1915. err_dma:
  1916. buffer_info->dma = 0;
  1917. buffer_info->length = 0;
  1918. return -1;
  1919. }
  1920. static void atl1c_tx_queue(struct atl1c_adapter *adapter, struct sk_buff *skb,
  1921. struct atl1c_tpd_desc *tpd, enum atl1c_trans_queue type)
  1922. {
  1923. struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
  1924. u16 reg;
  1925. reg = type == atl1c_trans_high ? REG_TPD_PRI1_PIDX : REG_TPD_PRI0_PIDX;
  1926. AT_WRITE_REGW(&adapter->hw, reg, tpd_ring->next_to_use);
  1927. }
  1928. static netdev_tx_t atl1c_xmit_frame(struct sk_buff *skb,
  1929. struct net_device *netdev)
  1930. {
  1931. struct atl1c_adapter *adapter = netdev_priv(netdev);
  1932. u16 tpd_req = 1;
  1933. struct atl1c_tpd_desc *tpd;
  1934. enum atl1c_trans_queue type = atl1c_trans_normal;
  1935. if (test_bit(__AT_DOWN, &adapter->flags)) {
  1936. dev_kfree_skb_any(skb);
  1937. return NETDEV_TX_OK;
  1938. }
  1939. tpd_req = atl1c_cal_tpd_req(skb);
  1940. if (atl1c_tpd_avail(adapter, type) < tpd_req) {
  1941. /* no enough descriptor, just stop queue */
  1942. netif_stop_queue(netdev);
  1943. return NETDEV_TX_BUSY;
  1944. }
  1945. tpd = atl1c_get_tpd(adapter, type);
  1946. /* do TSO and check sum */
  1947. if (atl1c_tso_csum(adapter, skb, &tpd, type) != 0) {
  1948. dev_kfree_skb_any(skb);
  1949. return NETDEV_TX_OK;
  1950. }
  1951. if (unlikely(skb_vlan_tag_present(skb))) {
  1952. u16 vlan = skb_vlan_tag_get(skb);
  1953. __le16 tag;
  1954. vlan = cpu_to_le16(vlan);
  1955. AT_VLAN_TO_TAG(vlan, tag);
  1956. tpd->word1 |= 1 << TPD_INS_VTAG_SHIFT;
  1957. tpd->vlan_tag = tag;
  1958. }
  1959. if (skb_network_offset(skb) != ETH_HLEN)
  1960. tpd->word1 |= 1 << TPD_ETH_TYPE_SHIFT; /* Ethernet frame */
  1961. if (atl1c_tx_map(adapter, skb, tpd, type) < 0) {
  1962. netif_info(adapter, tx_done, adapter->netdev,
  1963. "tx-skb droppted due to dma error\n");
  1964. /* roll back tpd/buffer */
  1965. atl1c_tx_rollback(adapter, tpd, type);
  1966. dev_kfree_skb_any(skb);
  1967. } else {
  1968. netdev_sent_queue(adapter->netdev, skb->len);
  1969. atl1c_tx_queue(adapter, skb, tpd, type);
  1970. }
  1971. return NETDEV_TX_OK;
  1972. }
  1973. static void atl1c_free_irq(struct atl1c_adapter *adapter)
  1974. {
  1975. struct net_device *netdev = adapter->netdev;
  1976. free_irq(adapter->pdev->irq, netdev);
  1977. if (adapter->have_msi)
  1978. pci_disable_msi(adapter->pdev);
  1979. }
  1980. static int atl1c_request_irq(struct atl1c_adapter *adapter)
  1981. {
  1982. struct pci_dev *pdev = adapter->pdev;
  1983. struct net_device *netdev = adapter->netdev;
  1984. int flags = 0;
  1985. int err = 0;
  1986. adapter->have_msi = true;
  1987. err = pci_enable_msi(adapter->pdev);
  1988. if (err) {
  1989. if (netif_msg_ifup(adapter))
  1990. dev_err(&pdev->dev,
  1991. "Unable to allocate MSI interrupt Error: %d\n",
  1992. err);
  1993. adapter->have_msi = false;
  1994. }
  1995. if (!adapter->have_msi)
  1996. flags |= IRQF_SHARED;
  1997. err = request_irq(adapter->pdev->irq, atl1c_intr, flags,
  1998. netdev->name, netdev);
  1999. if (err) {
  2000. if (netif_msg_ifup(adapter))
  2001. dev_err(&pdev->dev,
  2002. "Unable to allocate interrupt Error: %d\n",
  2003. err);
  2004. if (adapter->have_msi)
  2005. pci_disable_msi(adapter->pdev);
  2006. return err;
  2007. }
  2008. if (netif_msg_ifup(adapter))
  2009. dev_dbg(&pdev->dev, "atl1c_request_irq OK\n");
  2010. return err;
  2011. }
  2012. static void atl1c_reset_dma_ring(struct atl1c_adapter *adapter)
  2013. {
  2014. /* release tx-pending skbs and reset tx/rx ring index */
  2015. atl1c_clean_tx_ring(adapter, atl1c_trans_normal);
  2016. atl1c_clean_tx_ring(adapter, atl1c_trans_high);
  2017. atl1c_clean_rx_ring(adapter);
  2018. }
  2019. static int atl1c_up(struct atl1c_adapter *adapter)
  2020. {
  2021. struct net_device *netdev = adapter->netdev;
  2022. int err;
  2023. netif_carrier_off(netdev);
  2024. err = atl1c_configure(adapter);
  2025. if (unlikely(err))
  2026. goto err_up;
  2027. err = atl1c_request_irq(adapter);
  2028. if (unlikely(err))
  2029. goto err_up;
  2030. atl1c_check_link_status(adapter);
  2031. clear_bit(__AT_DOWN, &adapter->flags);
  2032. napi_enable(&adapter->napi);
  2033. atl1c_irq_enable(adapter);
  2034. netif_start_queue(netdev);
  2035. return err;
  2036. err_up:
  2037. atl1c_clean_rx_ring(adapter);
  2038. return err;
  2039. }
  2040. static void atl1c_down(struct atl1c_adapter *adapter)
  2041. {
  2042. struct net_device *netdev = adapter->netdev;
  2043. atl1c_del_timer(adapter);
  2044. adapter->work_event = 0; /* clear all event */
  2045. /* signal that we're down so the interrupt handler does not
  2046. * reschedule our watchdog timer */
  2047. set_bit(__AT_DOWN, &adapter->flags);
  2048. netif_carrier_off(netdev);
  2049. napi_disable(&adapter->napi);
  2050. atl1c_irq_disable(adapter);
  2051. atl1c_free_irq(adapter);
  2052. /* disable ASPM if device inactive */
  2053. atl1c_disable_l0s_l1(&adapter->hw);
  2054. /* reset MAC to disable all RX/TX */
  2055. atl1c_reset_mac(&adapter->hw);
  2056. msleep(1);
  2057. adapter->link_speed = SPEED_0;
  2058. adapter->link_duplex = -1;
  2059. atl1c_reset_dma_ring(adapter);
  2060. }
  2061. /**
  2062. * atl1c_open - Called when a network interface is made active
  2063. * @netdev: network interface device structure
  2064. *
  2065. * Returns 0 on success, negative value on failure
  2066. *
  2067. * The open entry point is called when a network interface is made
  2068. * active by the system (IFF_UP). At this point all resources needed
  2069. * for transmit and receive operations are allocated, the interrupt
  2070. * handler is registered with the OS, the watchdog timer is started,
  2071. * and the stack is notified that the interface is ready.
  2072. */
  2073. static int atl1c_open(struct net_device *netdev)
  2074. {
  2075. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2076. int err;
  2077. /* disallow open during test */
  2078. if (test_bit(__AT_TESTING, &adapter->flags))
  2079. return -EBUSY;
  2080. /* allocate rx/tx dma buffer & descriptors */
  2081. err = atl1c_setup_ring_resources(adapter);
  2082. if (unlikely(err))
  2083. return err;
  2084. err = atl1c_up(adapter);
  2085. if (unlikely(err))
  2086. goto err_up;
  2087. return 0;
  2088. err_up:
  2089. atl1c_free_irq(adapter);
  2090. atl1c_free_ring_resources(adapter);
  2091. atl1c_reset_mac(&adapter->hw);
  2092. return err;
  2093. }
  2094. /**
  2095. * atl1c_close - Disables a network interface
  2096. * @netdev: network interface device structure
  2097. *
  2098. * Returns 0, this is not allowed to fail
  2099. *
  2100. * The close entry point is called when an interface is de-activated
  2101. * by the OS. The hardware is still under the drivers control, but
  2102. * needs to be disabled. A global MAC reset is issued to stop the
  2103. * hardware, and all transmit and receive resources are freed.
  2104. */
  2105. static int atl1c_close(struct net_device *netdev)
  2106. {
  2107. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2108. WARN_ON(test_bit(__AT_RESETTING, &adapter->flags));
  2109. set_bit(__AT_DOWN, &adapter->flags);
  2110. cancel_work_sync(&adapter->common_task);
  2111. atl1c_down(adapter);
  2112. atl1c_free_ring_resources(adapter);
  2113. return 0;
  2114. }
  2115. static int atl1c_suspend(struct device *dev)
  2116. {
  2117. struct pci_dev *pdev = to_pci_dev(dev);
  2118. struct net_device *netdev = pci_get_drvdata(pdev);
  2119. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2120. struct atl1c_hw *hw = &adapter->hw;
  2121. u32 wufc = adapter->wol;
  2122. atl1c_disable_l0s_l1(hw);
  2123. if (netif_running(netdev)) {
  2124. WARN_ON(test_bit(__AT_RESETTING, &adapter->flags));
  2125. atl1c_down(adapter);
  2126. }
  2127. netif_device_detach(netdev);
  2128. if (wufc)
  2129. if (atl1c_phy_to_ps_link(hw) != 0)
  2130. dev_dbg(&pdev->dev, "phy power saving failed");
  2131. atl1c_power_saving(hw, wufc);
  2132. return 0;
  2133. }
  2134. #ifdef CONFIG_PM_SLEEP
  2135. static int atl1c_resume(struct device *dev)
  2136. {
  2137. struct pci_dev *pdev = to_pci_dev(dev);
  2138. struct net_device *netdev = pci_get_drvdata(pdev);
  2139. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2140. AT_WRITE_REG(&adapter->hw, REG_WOL_CTRL, 0);
  2141. atl1c_reset_pcie(&adapter->hw, ATL1C_PCIE_L0S_L1_DISABLE);
  2142. atl1c_phy_reset(&adapter->hw);
  2143. atl1c_reset_mac(&adapter->hw);
  2144. atl1c_phy_init(&adapter->hw);
  2145. #if 0
  2146. AT_READ_REG(&adapter->hw, REG_PM_CTRLSTAT, &pm_data);
  2147. pm_data &= ~PM_CTRLSTAT_PME_EN;
  2148. AT_WRITE_REG(&adapter->hw, REG_PM_CTRLSTAT, pm_data);
  2149. #endif
  2150. netif_device_attach(netdev);
  2151. if (netif_running(netdev))
  2152. atl1c_up(adapter);
  2153. return 0;
  2154. }
  2155. #endif
  2156. static void atl1c_shutdown(struct pci_dev *pdev)
  2157. {
  2158. struct net_device *netdev = pci_get_drvdata(pdev);
  2159. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2160. atl1c_suspend(&pdev->dev);
  2161. pci_wake_from_d3(pdev, adapter->wol);
  2162. pci_set_power_state(pdev, PCI_D3hot);
  2163. }
  2164. static const struct net_device_ops atl1c_netdev_ops = {
  2165. .ndo_open = atl1c_open,
  2166. .ndo_stop = atl1c_close,
  2167. .ndo_validate_addr = eth_validate_addr,
  2168. .ndo_start_xmit = atl1c_xmit_frame,
  2169. .ndo_set_mac_address = atl1c_set_mac_addr,
  2170. .ndo_set_rx_mode = atl1c_set_multi,
  2171. .ndo_change_mtu = atl1c_change_mtu,
  2172. .ndo_fix_features = atl1c_fix_features,
  2173. .ndo_set_features = atl1c_set_features,
  2174. .ndo_do_ioctl = atl1c_ioctl,
  2175. .ndo_tx_timeout = atl1c_tx_timeout,
  2176. .ndo_get_stats = atl1c_get_stats,
  2177. #ifdef CONFIG_NET_POLL_CONTROLLER
  2178. .ndo_poll_controller = atl1c_netpoll,
  2179. #endif
  2180. };
  2181. static int atl1c_init_netdev(struct net_device *netdev, struct pci_dev *pdev)
  2182. {
  2183. SET_NETDEV_DEV(netdev, &pdev->dev);
  2184. pci_set_drvdata(pdev, netdev);
  2185. netdev->netdev_ops = &atl1c_netdev_ops;
  2186. netdev->watchdog_timeo = AT_TX_WATCHDOG;
  2187. atl1c_set_ethtool_ops(netdev);
  2188. /* TODO: add when ready */
  2189. netdev->hw_features = NETIF_F_SG |
  2190. NETIF_F_HW_CSUM |
  2191. NETIF_F_HW_VLAN_CTAG_RX |
  2192. NETIF_F_TSO |
  2193. NETIF_F_TSO6;
  2194. netdev->features = netdev->hw_features |
  2195. NETIF_F_HW_VLAN_CTAG_TX;
  2196. return 0;
  2197. }
  2198. /**
  2199. * atl1c_probe - Device Initialization Routine
  2200. * @pdev: PCI device information struct
  2201. * @ent: entry in atl1c_pci_tbl
  2202. *
  2203. * Returns 0 on success, negative on failure
  2204. *
  2205. * atl1c_probe initializes an adapter identified by a pci_dev structure.
  2206. * The OS initialization, configuring of the adapter private structure,
  2207. * and a hardware reset occur.
  2208. */
  2209. static int atl1c_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2210. {
  2211. struct net_device *netdev;
  2212. struct atl1c_adapter *adapter;
  2213. static int cards_found;
  2214. int err = 0;
  2215. /* enable device (incl. PCI PM wakeup and hotplug setup) */
  2216. err = pci_enable_device_mem(pdev);
  2217. if (err) {
  2218. dev_err(&pdev->dev, "cannot enable PCI device\n");
  2219. return err;
  2220. }
  2221. /*
  2222. * The atl1c chip can DMA to 64-bit addresses, but it uses a single
  2223. * shared register for the high 32 bits, so only a single, aligned,
  2224. * 4 GB physical address range can be used at a time.
  2225. *
  2226. * Supporting 64-bit DMA on this hardware is more trouble than it's
  2227. * worth. It is far easier to limit to 32-bit DMA than update
  2228. * various kernel subsystems to support the mechanics required by a
  2229. * fixed-high-32-bit system.
  2230. */
  2231. if ((pci_set_dma_mask(pdev, DMA_BIT_MASK(32)) != 0) ||
  2232. (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)) != 0)) {
  2233. dev_err(&pdev->dev, "No usable DMA configuration,aborting\n");
  2234. goto err_dma;
  2235. }
  2236. err = pci_request_regions(pdev, atl1c_driver_name);
  2237. if (err) {
  2238. dev_err(&pdev->dev, "cannot obtain PCI resources\n");
  2239. goto err_pci_reg;
  2240. }
  2241. pci_set_master(pdev);
  2242. netdev = alloc_etherdev(sizeof(struct atl1c_adapter));
  2243. if (netdev == NULL) {
  2244. err = -ENOMEM;
  2245. goto err_alloc_etherdev;
  2246. }
  2247. err = atl1c_init_netdev(netdev, pdev);
  2248. if (err) {
  2249. dev_err(&pdev->dev, "init netdevice failed\n");
  2250. goto err_init_netdev;
  2251. }
  2252. adapter = netdev_priv(netdev);
  2253. adapter->bd_number = cards_found;
  2254. adapter->netdev = netdev;
  2255. adapter->pdev = pdev;
  2256. adapter->hw.adapter = adapter;
  2257. adapter->msg_enable = netif_msg_init(-1, atl1c_default_msg);
  2258. adapter->hw.hw_addr = ioremap(pci_resource_start(pdev, 0), pci_resource_len(pdev, 0));
  2259. if (!adapter->hw.hw_addr) {
  2260. err = -EIO;
  2261. dev_err(&pdev->dev, "cannot map device registers\n");
  2262. goto err_ioremap;
  2263. }
  2264. /* init mii data */
  2265. adapter->mii.dev = netdev;
  2266. adapter->mii.mdio_read = atl1c_mdio_read;
  2267. adapter->mii.mdio_write = atl1c_mdio_write;
  2268. adapter->mii.phy_id_mask = 0x1f;
  2269. adapter->mii.reg_num_mask = MDIO_CTRL_REG_MASK;
  2270. netif_napi_add(netdev, &adapter->napi, atl1c_clean, 64);
  2271. setup_timer(&adapter->phy_config_timer, atl1c_phy_config,
  2272. (unsigned long)adapter);
  2273. /* setup the private structure */
  2274. err = atl1c_sw_init(adapter);
  2275. if (err) {
  2276. dev_err(&pdev->dev, "net device private data init failed\n");
  2277. goto err_sw_init;
  2278. }
  2279. atl1c_reset_pcie(&adapter->hw, ATL1C_PCIE_L0S_L1_DISABLE);
  2280. /* Init GPHY as early as possible due to power saving issue */
  2281. atl1c_phy_reset(&adapter->hw);
  2282. err = atl1c_reset_mac(&adapter->hw);
  2283. if (err) {
  2284. err = -EIO;
  2285. goto err_reset;
  2286. }
  2287. /* reset the controller to
  2288. * put the device in a known good starting state */
  2289. err = atl1c_phy_init(&adapter->hw);
  2290. if (err) {
  2291. err = -EIO;
  2292. goto err_reset;
  2293. }
  2294. if (atl1c_read_mac_addr(&adapter->hw)) {
  2295. /* got a random MAC address, set NET_ADDR_RANDOM to netdev */
  2296. netdev->addr_assign_type = NET_ADDR_RANDOM;
  2297. }
  2298. memcpy(netdev->dev_addr, adapter->hw.mac_addr, netdev->addr_len);
  2299. if (netif_msg_probe(adapter))
  2300. dev_dbg(&pdev->dev, "mac address : %pM\n",
  2301. adapter->hw.mac_addr);
  2302. atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.mac_addr);
  2303. INIT_WORK(&adapter->common_task, atl1c_common_task);
  2304. adapter->work_event = 0;
  2305. err = register_netdev(netdev);
  2306. if (err) {
  2307. dev_err(&pdev->dev, "register netdevice failed\n");
  2308. goto err_register;
  2309. }
  2310. if (netif_msg_probe(adapter))
  2311. dev_info(&pdev->dev, "version %s\n", ATL1C_DRV_VERSION);
  2312. cards_found++;
  2313. return 0;
  2314. err_reset:
  2315. err_register:
  2316. err_sw_init:
  2317. iounmap(adapter->hw.hw_addr);
  2318. err_init_netdev:
  2319. err_ioremap:
  2320. free_netdev(netdev);
  2321. err_alloc_etherdev:
  2322. pci_release_regions(pdev);
  2323. err_pci_reg:
  2324. err_dma:
  2325. pci_disable_device(pdev);
  2326. return err;
  2327. }
  2328. /**
  2329. * atl1c_remove - Device Removal Routine
  2330. * @pdev: PCI device information struct
  2331. *
  2332. * atl1c_remove is called by the PCI subsystem to alert the driver
  2333. * that it should release a PCI device. The could be caused by a
  2334. * Hot-Plug event, or because the driver is going to be removed from
  2335. * memory.
  2336. */
  2337. static void atl1c_remove(struct pci_dev *pdev)
  2338. {
  2339. struct net_device *netdev = pci_get_drvdata(pdev);
  2340. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2341. unregister_netdev(netdev);
  2342. /* restore permanent address */
  2343. atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.perm_mac_addr);
  2344. atl1c_phy_disable(&adapter->hw);
  2345. iounmap(adapter->hw.hw_addr);
  2346. pci_release_regions(pdev);
  2347. pci_disable_device(pdev);
  2348. free_netdev(netdev);
  2349. }
  2350. /**
  2351. * atl1c_io_error_detected - called when PCI error is detected
  2352. * @pdev: Pointer to PCI device
  2353. * @state: The current pci connection state
  2354. *
  2355. * This function is called after a PCI bus error affecting
  2356. * this device has been detected.
  2357. */
  2358. static pci_ers_result_t atl1c_io_error_detected(struct pci_dev *pdev,
  2359. pci_channel_state_t state)
  2360. {
  2361. struct net_device *netdev = pci_get_drvdata(pdev);
  2362. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2363. netif_device_detach(netdev);
  2364. if (state == pci_channel_io_perm_failure)
  2365. return PCI_ERS_RESULT_DISCONNECT;
  2366. if (netif_running(netdev))
  2367. atl1c_down(adapter);
  2368. pci_disable_device(pdev);
  2369. /* Request a slot slot reset. */
  2370. return PCI_ERS_RESULT_NEED_RESET;
  2371. }
  2372. /**
  2373. * atl1c_io_slot_reset - called after the pci bus has been reset.
  2374. * @pdev: Pointer to PCI device
  2375. *
  2376. * Restart the card from scratch, as if from a cold-boot. Implementation
  2377. * resembles the first-half of the e1000_resume routine.
  2378. */
  2379. static pci_ers_result_t atl1c_io_slot_reset(struct pci_dev *pdev)
  2380. {
  2381. struct net_device *netdev = pci_get_drvdata(pdev);
  2382. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2383. if (pci_enable_device(pdev)) {
  2384. if (netif_msg_hw(adapter))
  2385. dev_err(&pdev->dev,
  2386. "Cannot re-enable PCI device after reset\n");
  2387. return PCI_ERS_RESULT_DISCONNECT;
  2388. }
  2389. pci_set_master(pdev);
  2390. pci_enable_wake(pdev, PCI_D3hot, 0);
  2391. pci_enable_wake(pdev, PCI_D3cold, 0);
  2392. atl1c_reset_mac(&adapter->hw);
  2393. return PCI_ERS_RESULT_RECOVERED;
  2394. }
  2395. /**
  2396. * atl1c_io_resume - called when traffic can start flowing again.
  2397. * @pdev: Pointer to PCI device
  2398. *
  2399. * This callback is called when the error recovery driver tells us that
  2400. * its OK to resume normal operation. Implementation resembles the
  2401. * second-half of the atl1c_resume routine.
  2402. */
  2403. static void atl1c_io_resume(struct pci_dev *pdev)
  2404. {
  2405. struct net_device *netdev = pci_get_drvdata(pdev);
  2406. struct atl1c_adapter *adapter = netdev_priv(netdev);
  2407. if (netif_running(netdev)) {
  2408. if (atl1c_up(adapter)) {
  2409. if (netif_msg_hw(adapter))
  2410. dev_err(&pdev->dev,
  2411. "Cannot bring device back up after reset\n");
  2412. return;
  2413. }
  2414. }
  2415. netif_device_attach(netdev);
  2416. }
  2417. static const struct pci_error_handlers atl1c_err_handler = {
  2418. .error_detected = atl1c_io_error_detected,
  2419. .slot_reset = atl1c_io_slot_reset,
  2420. .resume = atl1c_io_resume,
  2421. };
  2422. static SIMPLE_DEV_PM_OPS(atl1c_pm_ops, atl1c_suspend, atl1c_resume);
  2423. static struct pci_driver atl1c_driver = {
  2424. .name = atl1c_driver_name,
  2425. .id_table = atl1c_pci_tbl,
  2426. .probe = atl1c_probe,
  2427. .remove = atl1c_remove,
  2428. .shutdown = atl1c_shutdown,
  2429. .err_handler = &atl1c_err_handler,
  2430. .driver.pm = &atl1c_pm_ops,
  2431. };
  2432. module_pci_driver(atl1c_driver);