cxgbit_main.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708
  1. /*
  2. * Copyright (c) 2016 Chelsio Communications, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. #define DRV_NAME "cxgbit"
  9. #define DRV_VERSION "1.0.0-ko"
  10. #define pr_fmt(fmt) DRV_NAME ": " fmt
  11. #include "cxgbit.h"
  12. #ifdef CONFIG_CHELSIO_T4_DCB
  13. #include <net/dcbevent.h>
  14. #include "cxgb4_dcb.h"
  15. #endif
  16. LIST_HEAD(cdev_list_head);
  17. /* cdev list lock */
  18. DEFINE_MUTEX(cdev_list_lock);
  19. void _cxgbit_free_cdev(struct kref *kref)
  20. {
  21. struct cxgbit_device *cdev;
  22. cdev = container_of(kref, struct cxgbit_device, kref);
  23. cxgbi_ppm_release(cdev2ppm(cdev));
  24. kfree(cdev);
  25. }
  26. static void cxgbit_set_mdsl(struct cxgbit_device *cdev)
  27. {
  28. struct cxgb4_lld_info *lldi = &cdev->lldi;
  29. u32 mdsl;
  30. #define ULP2_MAX_PKT_LEN 16224
  31. #define ISCSI_PDU_NONPAYLOAD_LEN 312
  32. mdsl = min_t(u32, lldi->iscsi_iolen - ISCSI_PDU_NONPAYLOAD_LEN,
  33. ULP2_MAX_PKT_LEN - ISCSI_PDU_NONPAYLOAD_LEN);
  34. mdsl = min_t(u32, mdsl, 8192);
  35. mdsl = min_t(u32, mdsl, (MAX_SKB_FRAGS - 1) * PAGE_SIZE);
  36. cdev->mdsl = mdsl;
  37. }
  38. static void *cxgbit_uld_add(const struct cxgb4_lld_info *lldi)
  39. {
  40. struct cxgbit_device *cdev;
  41. if (is_t4(lldi->adapter_type))
  42. return ERR_PTR(-ENODEV);
  43. cdev = kzalloc(sizeof(*cdev), GFP_KERNEL);
  44. if (!cdev)
  45. return ERR_PTR(-ENOMEM);
  46. kref_init(&cdev->kref);
  47. cdev->lldi = *lldi;
  48. cxgbit_set_mdsl(cdev);
  49. if (cxgbit_ddp_init(cdev) < 0) {
  50. kfree(cdev);
  51. return ERR_PTR(-EINVAL);
  52. }
  53. if (!test_bit(CDEV_DDP_ENABLE, &cdev->flags))
  54. pr_info("cdev %s ddp init failed\n",
  55. pci_name(lldi->pdev));
  56. if (lldi->fw_vers >= 0x10d2b00)
  57. set_bit(CDEV_ISO_ENABLE, &cdev->flags);
  58. spin_lock_init(&cdev->cskq.lock);
  59. INIT_LIST_HEAD(&cdev->cskq.list);
  60. mutex_lock(&cdev_list_lock);
  61. list_add_tail(&cdev->list, &cdev_list_head);
  62. mutex_unlock(&cdev_list_lock);
  63. pr_info("cdev %s added for iSCSI target transport\n",
  64. pci_name(lldi->pdev));
  65. return cdev;
  66. }
  67. static void cxgbit_close_conn(struct cxgbit_device *cdev)
  68. {
  69. struct cxgbit_sock *csk;
  70. struct sk_buff *skb;
  71. bool wakeup_thread = false;
  72. spin_lock_bh(&cdev->cskq.lock);
  73. list_for_each_entry(csk, &cdev->cskq.list, list) {
  74. skb = alloc_skb(0, GFP_ATOMIC);
  75. if (!skb)
  76. continue;
  77. spin_lock_bh(&csk->rxq.lock);
  78. __skb_queue_tail(&csk->rxq, skb);
  79. if (skb_queue_len(&csk->rxq) == 1)
  80. wakeup_thread = true;
  81. spin_unlock_bh(&csk->rxq.lock);
  82. if (wakeup_thread) {
  83. wake_up(&csk->waitq);
  84. wakeup_thread = false;
  85. }
  86. }
  87. spin_unlock_bh(&cdev->cskq.lock);
  88. }
  89. static void cxgbit_detach_cdev(struct cxgbit_device *cdev)
  90. {
  91. bool free_cdev = false;
  92. spin_lock_bh(&cdev->cskq.lock);
  93. if (list_empty(&cdev->cskq.list))
  94. free_cdev = true;
  95. spin_unlock_bh(&cdev->cskq.lock);
  96. if (free_cdev) {
  97. mutex_lock(&cdev_list_lock);
  98. list_del(&cdev->list);
  99. mutex_unlock(&cdev_list_lock);
  100. cxgbit_put_cdev(cdev);
  101. } else {
  102. cxgbit_close_conn(cdev);
  103. }
  104. }
  105. static int cxgbit_uld_state_change(void *handle, enum cxgb4_state state)
  106. {
  107. struct cxgbit_device *cdev = handle;
  108. switch (state) {
  109. case CXGB4_STATE_UP:
  110. set_bit(CDEV_STATE_UP, &cdev->flags);
  111. pr_info("cdev %s state UP.\n", pci_name(cdev->lldi.pdev));
  112. break;
  113. case CXGB4_STATE_START_RECOVERY:
  114. clear_bit(CDEV_STATE_UP, &cdev->flags);
  115. cxgbit_close_conn(cdev);
  116. pr_info("cdev %s state RECOVERY.\n", pci_name(cdev->lldi.pdev));
  117. break;
  118. case CXGB4_STATE_DOWN:
  119. pr_info("cdev %s state DOWN.\n", pci_name(cdev->lldi.pdev));
  120. break;
  121. case CXGB4_STATE_DETACH:
  122. clear_bit(CDEV_STATE_UP, &cdev->flags);
  123. pr_info("cdev %s state DETACH.\n", pci_name(cdev->lldi.pdev));
  124. cxgbit_detach_cdev(cdev);
  125. break;
  126. default:
  127. pr_info("cdev %s unknown state %d.\n",
  128. pci_name(cdev->lldi.pdev), state);
  129. break;
  130. }
  131. return 0;
  132. }
  133. static void
  134. cxgbit_proc_ddp_status(unsigned int tid, struct cpl_rx_data_ddp *cpl,
  135. struct cxgbit_lro_pdu_cb *pdu_cb)
  136. {
  137. unsigned int status = ntohl(cpl->ddpvld);
  138. pdu_cb->flags |= PDUCBF_RX_STATUS;
  139. pdu_cb->ddigest = ntohl(cpl->ulp_crc);
  140. pdu_cb->pdulen = ntohs(cpl->len);
  141. if (status & (1 << CPL_RX_ISCSI_DDP_STATUS_HCRC_SHIFT)) {
  142. pr_info("tid 0x%x, status 0x%x, hcrc bad.\n", tid, status);
  143. pdu_cb->flags |= PDUCBF_RX_HCRC_ERR;
  144. }
  145. if (status & (1 << CPL_RX_ISCSI_DDP_STATUS_DCRC_SHIFT)) {
  146. pr_info("tid 0x%x, status 0x%x, dcrc bad.\n", tid, status);
  147. pdu_cb->flags |= PDUCBF_RX_DCRC_ERR;
  148. }
  149. if (status & (1 << CPL_RX_ISCSI_DDP_STATUS_PAD_SHIFT))
  150. pr_info("tid 0x%x, status 0x%x, pad bad.\n", tid, status);
  151. if ((status & (1 << CPL_RX_ISCSI_DDP_STATUS_DDP_SHIFT)) &&
  152. (!(pdu_cb->flags & PDUCBF_RX_DATA))) {
  153. pdu_cb->flags |= PDUCBF_RX_DATA_DDPD;
  154. }
  155. }
  156. static void
  157. cxgbit_lro_add_packet_rsp(struct sk_buff *skb, u8 op, const __be64 *rsp)
  158. {
  159. struct cxgbit_lro_cb *lro_cb = cxgbit_skb_lro_cb(skb);
  160. struct cxgbit_lro_pdu_cb *pdu_cb = cxgbit_skb_lro_pdu_cb(skb,
  161. lro_cb->pdu_idx);
  162. struct cpl_rx_iscsi_ddp *cpl = (struct cpl_rx_iscsi_ddp *)(rsp + 1);
  163. cxgbit_proc_ddp_status(lro_cb->csk->tid, cpl, pdu_cb);
  164. if (pdu_cb->flags & PDUCBF_RX_HDR)
  165. pdu_cb->complete = true;
  166. lro_cb->complete = true;
  167. lro_cb->pdu_totallen += pdu_cb->pdulen;
  168. lro_cb->pdu_idx++;
  169. }
  170. static void
  171. cxgbit_copy_frags(struct sk_buff *skb, const struct pkt_gl *gl,
  172. unsigned int offset)
  173. {
  174. u8 skb_frag_idx = skb_shinfo(skb)->nr_frags;
  175. u8 i;
  176. /* usually there's just one frag */
  177. __skb_fill_page_desc(skb, skb_frag_idx, gl->frags[0].page,
  178. gl->frags[0].offset + offset,
  179. gl->frags[0].size - offset);
  180. for (i = 1; i < gl->nfrags; i++)
  181. __skb_fill_page_desc(skb, skb_frag_idx + i,
  182. gl->frags[i].page,
  183. gl->frags[i].offset,
  184. gl->frags[i].size);
  185. skb_shinfo(skb)->nr_frags += gl->nfrags;
  186. /* get a reference to the last page, we don't own it */
  187. get_page(gl->frags[gl->nfrags - 1].page);
  188. }
  189. static void
  190. cxgbit_lro_add_packet_gl(struct sk_buff *skb, u8 op, const struct pkt_gl *gl)
  191. {
  192. struct cxgbit_lro_cb *lro_cb = cxgbit_skb_lro_cb(skb);
  193. struct cxgbit_lro_pdu_cb *pdu_cb = cxgbit_skb_lro_pdu_cb(skb,
  194. lro_cb->pdu_idx);
  195. u32 len, offset;
  196. if (op == CPL_ISCSI_HDR) {
  197. struct cpl_iscsi_hdr *cpl = (struct cpl_iscsi_hdr *)gl->va;
  198. offset = sizeof(struct cpl_iscsi_hdr);
  199. pdu_cb->flags |= PDUCBF_RX_HDR;
  200. pdu_cb->seq = ntohl(cpl->seq);
  201. len = ntohs(cpl->len);
  202. pdu_cb->hdr = gl->va + offset;
  203. pdu_cb->hlen = len;
  204. pdu_cb->hfrag_idx = skb_shinfo(skb)->nr_frags;
  205. if (unlikely(gl->nfrags > 1))
  206. cxgbit_skcb_flags(skb) = 0;
  207. lro_cb->complete = false;
  208. } else {
  209. struct cpl_iscsi_data *cpl = (struct cpl_iscsi_data *)gl->va;
  210. offset = sizeof(struct cpl_iscsi_data);
  211. pdu_cb->flags |= PDUCBF_RX_DATA;
  212. len = ntohs(cpl->len);
  213. pdu_cb->dlen = len;
  214. pdu_cb->doffset = lro_cb->offset;
  215. pdu_cb->nr_dfrags = gl->nfrags;
  216. pdu_cb->dfrag_idx = skb_shinfo(skb)->nr_frags;
  217. }
  218. cxgbit_copy_frags(skb, gl, offset);
  219. pdu_cb->frags += gl->nfrags;
  220. lro_cb->offset += len;
  221. skb->len += len;
  222. skb->data_len += len;
  223. skb->truesize += len;
  224. }
  225. static struct sk_buff *
  226. cxgbit_lro_init_skb(struct cxgbit_sock *csk, u8 op, const struct pkt_gl *gl,
  227. const __be64 *rsp, struct napi_struct *napi)
  228. {
  229. struct sk_buff *skb;
  230. struct cxgbit_lro_cb *lro_cb;
  231. skb = napi_alloc_skb(napi, LRO_SKB_MAX_HEADROOM);
  232. if (unlikely(!skb))
  233. return NULL;
  234. memset(skb->data, 0, LRO_SKB_MAX_HEADROOM);
  235. cxgbit_skcb_flags(skb) |= SKCBF_RX_LRO;
  236. lro_cb = cxgbit_skb_lro_cb(skb);
  237. cxgbit_get_csk(csk);
  238. lro_cb->csk = csk;
  239. return skb;
  240. }
  241. static void cxgbit_queue_lro_skb(struct cxgbit_sock *csk, struct sk_buff *skb)
  242. {
  243. bool wakeup_thread = false;
  244. spin_lock(&csk->rxq.lock);
  245. __skb_queue_tail(&csk->rxq, skb);
  246. if (skb_queue_len(&csk->rxq) == 1)
  247. wakeup_thread = true;
  248. spin_unlock(&csk->rxq.lock);
  249. if (wakeup_thread)
  250. wake_up(&csk->waitq);
  251. }
  252. static void cxgbit_lro_flush(struct t4_lro_mgr *lro_mgr, struct sk_buff *skb)
  253. {
  254. struct cxgbit_lro_cb *lro_cb = cxgbit_skb_lro_cb(skb);
  255. struct cxgbit_sock *csk = lro_cb->csk;
  256. csk->lro_skb = NULL;
  257. __skb_unlink(skb, &lro_mgr->lroq);
  258. cxgbit_queue_lro_skb(csk, skb);
  259. cxgbit_put_csk(csk);
  260. lro_mgr->lro_pkts++;
  261. lro_mgr->lro_session_cnt--;
  262. }
  263. static void cxgbit_uld_lro_flush(struct t4_lro_mgr *lro_mgr)
  264. {
  265. struct sk_buff *skb;
  266. while ((skb = skb_peek(&lro_mgr->lroq)))
  267. cxgbit_lro_flush(lro_mgr, skb);
  268. }
  269. static int
  270. cxgbit_lro_receive(struct cxgbit_sock *csk, u8 op, const __be64 *rsp,
  271. const struct pkt_gl *gl, struct t4_lro_mgr *lro_mgr,
  272. struct napi_struct *napi)
  273. {
  274. struct sk_buff *skb;
  275. struct cxgbit_lro_cb *lro_cb;
  276. if (!csk) {
  277. pr_err("%s: csk NULL, op 0x%x.\n", __func__, op);
  278. goto out;
  279. }
  280. if (csk->lro_skb)
  281. goto add_packet;
  282. start_lro:
  283. if (lro_mgr->lro_session_cnt >= MAX_LRO_SESSIONS) {
  284. cxgbit_uld_lro_flush(lro_mgr);
  285. goto start_lro;
  286. }
  287. skb = cxgbit_lro_init_skb(csk, op, gl, rsp, napi);
  288. if (unlikely(!skb))
  289. goto out;
  290. csk->lro_skb = skb;
  291. __skb_queue_tail(&lro_mgr->lroq, skb);
  292. lro_mgr->lro_session_cnt++;
  293. add_packet:
  294. skb = csk->lro_skb;
  295. lro_cb = cxgbit_skb_lro_cb(skb);
  296. if ((gl && (((skb_shinfo(skb)->nr_frags + gl->nfrags) >
  297. MAX_SKB_FRAGS) || (lro_cb->pdu_totallen >= LRO_FLUSH_LEN_MAX))) ||
  298. (lro_cb->pdu_idx >= MAX_SKB_FRAGS)) {
  299. cxgbit_lro_flush(lro_mgr, skb);
  300. goto start_lro;
  301. }
  302. if (gl)
  303. cxgbit_lro_add_packet_gl(skb, op, gl);
  304. else
  305. cxgbit_lro_add_packet_rsp(skb, op, rsp);
  306. lro_mgr->lro_merged++;
  307. return 0;
  308. out:
  309. return -1;
  310. }
  311. static int
  312. cxgbit_uld_lro_rx_handler(void *hndl, const __be64 *rsp,
  313. const struct pkt_gl *gl, struct t4_lro_mgr *lro_mgr,
  314. struct napi_struct *napi)
  315. {
  316. struct cxgbit_device *cdev = hndl;
  317. struct cxgb4_lld_info *lldi = &cdev->lldi;
  318. struct cpl_tx_data *rpl = NULL;
  319. struct cxgbit_sock *csk = NULL;
  320. unsigned int tid = 0;
  321. struct sk_buff *skb;
  322. unsigned int op = *(u8 *)rsp;
  323. bool lro_flush = true;
  324. switch (op) {
  325. case CPL_ISCSI_HDR:
  326. case CPL_ISCSI_DATA:
  327. case CPL_RX_ISCSI_DDP:
  328. case CPL_FW4_ACK:
  329. lro_flush = false;
  330. case CPL_ABORT_RPL_RSS:
  331. case CPL_PASS_ESTABLISH:
  332. case CPL_PEER_CLOSE:
  333. case CPL_CLOSE_CON_RPL:
  334. case CPL_ABORT_REQ_RSS:
  335. case CPL_SET_TCB_RPL:
  336. case CPL_RX_DATA:
  337. rpl = gl ? (struct cpl_tx_data *)gl->va :
  338. (struct cpl_tx_data *)(rsp + 1);
  339. tid = GET_TID(rpl);
  340. csk = lookup_tid(lldi->tids, tid);
  341. break;
  342. default:
  343. break;
  344. }
  345. if (csk && csk->lro_skb && lro_flush)
  346. cxgbit_lro_flush(lro_mgr, csk->lro_skb);
  347. if (!gl) {
  348. unsigned int len;
  349. if (op == CPL_RX_ISCSI_DDP) {
  350. if (!cxgbit_lro_receive(csk, op, rsp, NULL, lro_mgr,
  351. napi))
  352. return 0;
  353. }
  354. len = 64 - sizeof(struct rsp_ctrl) - 8;
  355. skb = napi_alloc_skb(napi, len);
  356. if (!skb)
  357. goto nomem;
  358. __skb_put(skb, len);
  359. skb_copy_to_linear_data(skb, &rsp[1], len);
  360. } else {
  361. if (unlikely(op != *(u8 *)gl->va)) {
  362. pr_info("? FL 0x%p,RSS%#llx,FL %#llx,len %u.\n",
  363. gl->va, be64_to_cpu(*rsp),
  364. be64_to_cpu(*(u64 *)gl->va),
  365. gl->tot_len);
  366. return 0;
  367. }
  368. if (op == CPL_ISCSI_HDR || op == CPL_ISCSI_DATA) {
  369. if (!cxgbit_lro_receive(csk, op, rsp, gl, lro_mgr,
  370. napi))
  371. return 0;
  372. }
  373. #define RX_PULL_LEN 128
  374. skb = cxgb4_pktgl_to_skb(gl, RX_PULL_LEN, RX_PULL_LEN);
  375. if (unlikely(!skb))
  376. goto nomem;
  377. }
  378. rpl = (struct cpl_tx_data *)skb->data;
  379. op = rpl->ot.opcode;
  380. cxgbit_skcb_rx_opcode(skb) = op;
  381. pr_debug("cdev %p, opcode 0x%x(0x%x,0x%x), skb %p.\n",
  382. cdev, op, rpl->ot.opcode_tid,
  383. ntohl(rpl->ot.opcode_tid), skb);
  384. if (op < NUM_CPL_CMDS && cxgbit_cplhandlers[op]) {
  385. cxgbit_cplhandlers[op](cdev, skb);
  386. } else {
  387. pr_err("No handler for opcode 0x%x.\n", op);
  388. __kfree_skb(skb);
  389. }
  390. return 0;
  391. nomem:
  392. pr_err("%s OOM bailing out.\n", __func__);
  393. return 1;
  394. }
  395. #ifdef CONFIG_CHELSIO_T4_DCB
  396. struct cxgbit_dcb_work {
  397. struct dcb_app_type dcb_app;
  398. struct work_struct work;
  399. };
  400. static void
  401. cxgbit_update_dcb_priority(struct cxgbit_device *cdev, u8 port_id,
  402. u8 dcb_priority, u16 port_num)
  403. {
  404. struct cxgbit_sock *csk;
  405. struct sk_buff *skb;
  406. u16 local_port;
  407. bool wakeup_thread = false;
  408. spin_lock_bh(&cdev->cskq.lock);
  409. list_for_each_entry(csk, &cdev->cskq.list, list) {
  410. if (csk->port_id != port_id)
  411. continue;
  412. if (csk->com.local_addr.ss_family == AF_INET6) {
  413. struct sockaddr_in6 *sock_in6;
  414. sock_in6 = (struct sockaddr_in6 *)&csk->com.local_addr;
  415. local_port = ntohs(sock_in6->sin6_port);
  416. } else {
  417. struct sockaddr_in *sock_in;
  418. sock_in = (struct sockaddr_in *)&csk->com.local_addr;
  419. local_port = ntohs(sock_in->sin_port);
  420. }
  421. if (local_port != port_num)
  422. continue;
  423. if (csk->dcb_priority == dcb_priority)
  424. continue;
  425. skb = alloc_skb(0, GFP_ATOMIC);
  426. if (!skb)
  427. continue;
  428. spin_lock(&csk->rxq.lock);
  429. __skb_queue_tail(&csk->rxq, skb);
  430. if (skb_queue_len(&csk->rxq) == 1)
  431. wakeup_thread = true;
  432. spin_unlock(&csk->rxq.lock);
  433. if (wakeup_thread) {
  434. wake_up(&csk->waitq);
  435. wakeup_thread = false;
  436. }
  437. }
  438. spin_unlock_bh(&cdev->cskq.lock);
  439. }
  440. static void cxgbit_dcb_workfn(struct work_struct *work)
  441. {
  442. struct cxgbit_dcb_work *dcb_work;
  443. struct net_device *ndev;
  444. struct cxgbit_device *cdev = NULL;
  445. struct dcb_app_type *iscsi_app;
  446. u8 priority, port_id = 0xff;
  447. dcb_work = container_of(work, struct cxgbit_dcb_work, work);
  448. iscsi_app = &dcb_work->dcb_app;
  449. if (iscsi_app->dcbx & DCB_CAP_DCBX_VER_IEEE) {
  450. if (iscsi_app->app.selector != IEEE_8021QAZ_APP_SEL_ANY)
  451. goto out;
  452. priority = iscsi_app->app.priority;
  453. } else if (iscsi_app->dcbx & DCB_CAP_DCBX_VER_CEE) {
  454. if (iscsi_app->app.selector != DCB_APP_IDTYPE_PORTNUM)
  455. goto out;
  456. if (!iscsi_app->app.priority)
  457. goto out;
  458. priority = ffs(iscsi_app->app.priority) - 1;
  459. } else {
  460. goto out;
  461. }
  462. pr_debug("priority for ifid %d is %u\n",
  463. iscsi_app->ifindex, priority);
  464. ndev = dev_get_by_index(&init_net, iscsi_app->ifindex);
  465. if (!ndev)
  466. goto out;
  467. mutex_lock(&cdev_list_lock);
  468. cdev = cxgbit_find_device(ndev, &port_id);
  469. dev_put(ndev);
  470. if (!cdev) {
  471. mutex_unlock(&cdev_list_lock);
  472. goto out;
  473. }
  474. cxgbit_update_dcb_priority(cdev, port_id, priority,
  475. iscsi_app->app.protocol);
  476. mutex_unlock(&cdev_list_lock);
  477. out:
  478. kfree(dcb_work);
  479. }
  480. static int
  481. cxgbit_dcbevent_notify(struct notifier_block *nb, unsigned long action,
  482. void *data)
  483. {
  484. struct cxgbit_dcb_work *dcb_work;
  485. struct dcb_app_type *dcb_app = data;
  486. dcb_work = kzalloc(sizeof(*dcb_work), GFP_ATOMIC);
  487. if (!dcb_work)
  488. return NOTIFY_DONE;
  489. dcb_work->dcb_app = *dcb_app;
  490. INIT_WORK(&dcb_work->work, cxgbit_dcb_workfn);
  491. schedule_work(&dcb_work->work);
  492. return NOTIFY_OK;
  493. }
  494. #endif
  495. static enum target_prot_op cxgbit_get_sup_prot_ops(struct iscsi_conn *conn)
  496. {
  497. return TARGET_PROT_NORMAL;
  498. }
  499. static struct iscsit_transport cxgbit_transport = {
  500. .name = DRV_NAME,
  501. .transport_type = ISCSI_CXGBIT,
  502. .rdma_shutdown = false,
  503. .priv_size = sizeof(struct cxgbit_cmd),
  504. .owner = THIS_MODULE,
  505. .iscsit_setup_np = cxgbit_setup_np,
  506. .iscsit_accept_np = cxgbit_accept_np,
  507. .iscsit_free_np = cxgbit_free_np,
  508. .iscsit_free_conn = cxgbit_free_conn,
  509. .iscsit_get_login_rx = cxgbit_get_login_rx,
  510. .iscsit_put_login_tx = cxgbit_put_login_tx,
  511. .iscsit_immediate_queue = iscsit_immediate_queue,
  512. .iscsit_response_queue = iscsit_response_queue,
  513. .iscsit_get_dataout = iscsit_build_r2ts_for_cmd,
  514. .iscsit_queue_data_in = iscsit_queue_rsp,
  515. .iscsit_queue_status = iscsit_queue_rsp,
  516. .iscsit_xmit_pdu = cxgbit_xmit_pdu,
  517. .iscsit_get_r2t_ttt = cxgbit_get_r2t_ttt,
  518. .iscsit_get_rx_pdu = cxgbit_get_rx_pdu,
  519. .iscsit_validate_params = cxgbit_validate_params,
  520. .iscsit_release_cmd = cxgbit_release_cmd,
  521. .iscsit_aborted_task = iscsit_aborted_task,
  522. .iscsit_get_sup_prot_ops = cxgbit_get_sup_prot_ops,
  523. };
  524. static struct cxgb4_uld_info cxgbit_uld_info = {
  525. .name = DRV_NAME,
  526. .nrxq = MAX_ULD_QSETS,
  527. .rxq_size = 1024,
  528. .lro = true,
  529. .add = cxgbit_uld_add,
  530. .state_change = cxgbit_uld_state_change,
  531. .lro_rx_handler = cxgbit_uld_lro_rx_handler,
  532. .lro_flush = cxgbit_uld_lro_flush,
  533. };
  534. #ifdef CONFIG_CHELSIO_T4_DCB
  535. static struct notifier_block cxgbit_dcbevent_nb = {
  536. .notifier_call = cxgbit_dcbevent_notify,
  537. };
  538. #endif
  539. static int __init cxgbit_init(void)
  540. {
  541. cxgb4_register_uld(CXGB4_ULD_ISCSIT, &cxgbit_uld_info);
  542. iscsit_register_transport(&cxgbit_transport);
  543. #ifdef CONFIG_CHELSIO_T4_DCB
  544. pr_info("%s dcb enabled.\n", DRV_NAME);
  545. register_dcbevent_notifier(&cxgbit_dcbevent_nb);
  546. #endif
  547. BUILD_BUG_ON(FIELD_SIZEOF(struct sk_buff, cb) <
  548. sizeof(union cxgbit_skb_cb));
  549. return 0;
  550. }
  551. static void __exit cxgbit_exit(void)
  552. {
  553. struct cxgbit_device *cdev, *tmp;
  554. #ifdef CONFIG_CHELSIO_T4_DCB
  555. unregister_dcbevent_notifier(&cxgbit_dcbevent_nb);
  556. #endif
  557. mutex_lock(&cdev_list_lock);
  558. list_for_each_entry_safe(cdev, tmp, &cdev_list_head, list) {
  559. list_del(&cdev->list);
  560. cxgbit_put_cdev(cdev);
  561. }
  562. mutex_unlock(&cdev_list_lock);
  563. iscsit_unregister_transport(&cxgbit_transport);
  564. cxgb4_unregister_uld(CXGB4_ULD_ISCSIT);
  565. }
  566. module_init(cxgbit_init);
  567. module_exit(cxgbit_exit);
  568. MODULE_DESCRIPTION("Chelsio iSCSI target offload driver");
  569. MODULE_AUTHOR("Chelsio Communications");
  570. MODULE_VERSION(DRV_VERSION);
  571. MODULE_LICENSE("GPL");