pci_clp.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163
  1. #ifndef _ASM_S390_PCI_CLP_H
  2. #define _ASM_S390_PCI_CLP_H
  3. #include <asm/clp.h>
  4. /*
  5. * Call Logical Processor - Command Codes
  6. */
  7. #define CLP_LIST_PCI 0x0002
  8. #define CLP_QUERY_PCI_FN 0x0003
  9. #define CLP_QUERY_PCI_FNGRP 0x0004
  10. #define CLP_SET_PCI_FN 0x0005
  11. /* PCI function handle list entry */
  12. struct clp_fh_list_entry {
  13. u16 device_id;
  14. u16 vendor_id;
  15. u32 config_state : 1;
  16. u32 : 31;
  17. u32 fid; /* PCI function id */
  18. u32 fh; /* PCI function handle */
  19. } __packed;
  20. #define CLP_RC_SETPCIFN_FH 0x0101 /* Invalid PCI fn handle */
  21. #define CLP_RC_SETPCIFN_FHOP 0x0102 /* Fn handle not valid for op */
  22. #define CLP_RC_SETPCIFN_DMAAS 0x0103 /* Invalid DMA addr space */
  23. #define CLP_RC_SETPCIFN_RES 0x0104 /* Insufficient resources */
  24. #define CLP_RC_SETPCIFN_ALRDY 0x0105 /* Fn already in requested state */
  25. #define CLP_RC_SETPCIFN_ERR 0x0106 /* Fn in permanent error state */
  26. #define CLP_RC_SETPCIFN_RECPND 0x0107 /* Error recovery pending */
  27. #define CLP_RC_SETPCIFN_BUSY 0x0108 /* Fn busy */
  28. #define CLP_RC_LISTPCI_BADRT 0x010a /* Resume token not recognized */
  29. #define CLP_RC_QUERYPCIFG_PFGID 0x010b /* Unrecognized PFGID */
  30. /* request or response block header length */
  31. #define LIST_PCI_HDR_LEN 32
  32. /* Number of function handles fitting in response block */
  33. #define CLP_FH_LIST_NR_ENTRIES \
  34. ((CLP_BLK_SIZE - 2 * LIST_PCI_HDR_LEN) \
  35. / sizeof(struct clp_fh_list_entry))
  36. #define CLP_SET_ENABLE_PCI_FN 0 /* Yes, 0 enables it */
  37. #define CLP_SET_DISABLE_PCI_FN 1 /* Yes, 1 disables it */
  38. #define CLP_UTIL_STR_LEN 64
  39. #define CLP_PFIP_NR_SEGMENTS 4
  40. /* List PCI functions request */
  41. struct clp_req_list_pci {
  42. struct clp_req_hdr hdr;
  43. u64 resume_token;
  44. u64 reserved2;
  45. } __packed;
  46. /* List PCI functions response */
  47. struct clp_rsp_list_pci {
  48. struct clp_rsp_hdr hdr;
  49. u64 resume_token;
  50. u32 reserved2;
  51. u16 max_fn;
  52. u8 reserved3;
  53. u8 entry_size;
  54. struct clp_fh_list_entry fh_list[CLP_FH_LIST_NR_ENTRIES];
  55. } __packed;
  56. /* Query PCI function request */
  57. struct clp_req_query_pci {
  58. struct clp_req_hdr hdr;
  59. u32 fh; /* function handle */
  60. u32 reserved2;
  61. u64 reserved3;
  62. } __packed;
  63. /* Query PCI function response */
  64. struct clp_rsp_query_pci {
  65. struct clp_rsp_hdr hdr;
  66. u16 vfn; /* virtual fn number */
  67. u16 : 7;
  68. u16 util_str_avail : 1; /* utility string available? */
  69. u16 pfgid : 8; /* pci function group id */
  70. u32 fid; /* pci function id */
  71. u8 bar_size[PCI_BAR_COUNT];
  72. u16 pchid;
  73. u32 bar[PCI_BAR_COUNT];
  74. u8 pfip[CLP_PFIP_NR_SEGMENTS]; /* pci function internal path */
  75. u32 : 24;
  76. u8 pft; /* pci function type */
  77. u64 sdma; /* start dma as */
  78. u64 edma; /* end dma as */
  79. u32 reserved[11];
  80. u32 uid; /* user defined id */
  81. u8 util_str[CLP_UTIL_STR_LEN]; /* utility string */
  82. } __packed;
  83. /* Query PCI function group request */
  84. struct clp_req_query_pci_grp {
  85. struct clp_req_hdr hdr;
  86. u32 reserved2 : 24;
  87. u32 pfgid : 8; /* function group id */
  88. u32 reserved3;
  89. u64 reserved4;
  90. } __packed;
  91. /* Query PCI function group response */
  92. struct clp_rsp_query_pci_grp {
  93. struct clp_rsp_hdr hdr;
  94. u16 : 4;
  95. u16 noi : 12; /* number of interrupts */
  96. u8 version;
  97. u8 : 6;
  98. u8 frame : 1;
  99. u8 refresh : 1; /* TLB refresh mode */
  100. u16 reserved2;
  101. u16 mui;
  102. u64 reserved3;
  103. u64 dasm; /* dma address space mask */
  104. u64 msia; /* MSI address */
  105. u64 reserved4;
  106. u64 reserved5;
  107. } __packed;
  108. /* Set PCI function request */
  109. struct clp_req_set_pci {
  110. struct clp_req_hdr hdr;
  111. u32 fh; /* function handle */
  112. u16 reserved2;
  113. u8 oc; /* operation controls */
  114. u8 ndas; /* number of dma spaces */
  115. u64 reserved3;
  116. } __packed;
  117. /* Set PCI function response */
  118. struct clp_rsp_set_pci {
  119. struct clp_rsp_hdr hdr;
  120. u32 fh; /* function handle */
  121. u32 reserved3;
  122. u64 reserved4;
  123. } __packed;
  124. /* Combined request/response block structures used by clp insn */
  125. struct clp_req_rsp_list_pci {
  126. struct clp_req_list_pci request;
  127. struct clp_rsp_list_pci response;
  128. } __packed;
  129. struct clp_req_rsp_set_pci {
  130. struct clp_req_set_pci request;
  131. struct clp_rsp_set_pci response;
  132. } __packed;
  133. struct clp_req_rsp_query_pci {
  134. struct clp_req_query_pci request;
  135. struct clp_rsp_query_pci response;
  136. } __packed;
  137. struct clp_req_rsp_query_pci_grp {
  138. struct clp_req_query_pci_grp request;
  139. struct clp_rsp_query_pci_grp response;
  140. } __packed;
  141. #endif