artpec3.dtsi 789 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. interrupt-parent = <&intc>;
  5. cpus {
  6. #address-cells = <1>;
  7. #size-cells = <0>;
  8. cpu@0 {
  9. device_type = "cpu";
  10. model = "axis,crisv32";
  11. reg = <0>;
  12. };
  13. };
  14. soc {
  15. compatible = "simple-bus";
  16. model = "artpec3";
  17. #address-cells = <1>;
  18. #size-cells = <1>;
  19. ranges;
  20. intc: interrupt-controller {
  21. compatible = "axis,crisv32-intc";
  22. reg = <0xb002a000 0x1000>;
  23. interrupt-controller;
  24. #interrupt-cells = <1>;
  25. };
  26. gio: gpio@b0020000 {
  27. compatible = "axis,artpec3-gio";
  28. reg = <0xb0020000 0x1000>;
  29. interrupts = <61>;
  30. gpio-controller;
  31. #gpio-cells = <3>;
  32. };
  33. serial@b003e000 {
  34. compatible = "axis,etraxfs-uart";
  35. reg = <0xb003e000 0x1000>;
  36. interrupts = <64>;
  37. status = "disabled";
  38. };
  39. };
  40. };