sdhci-pci.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. #ifndef __SDHCI_PCI_H
  2. #define __SDHCI_PCI_H
  3. /*
  4. * PCI device IDs
  5. */
  6. #define PCI_DEVICE_ID_INTEL_PCH_SDIO0 0x8809
  7. #define PCI_DEVICE_ID_INTEL_PCH_SDIO1 0x880a
  8. #define PCI_DEVICE_ID_INTEL_BYT_EMMC 0x0f14
  9. #define PCI_DEVICE_ID_INTEL_BYT_SDIO 0x0f15
  10. #define PCI_DEVICE_ID_INTEL_BYT_SD 0x0f16
  11. #define PCI_DEVICE_ID_INTEL_BYT_EMMC2 0x0f50
  12. #define PCI_DEVICE_ID_INTEL_BSW_EMMC 0x2294
  13. #define PCI_DEVICE_ID_INTEL_BSW_SDIO 0x2295
  14. #define PCI_DEVICE_ID_INTEL_BSW_SD 0x2296
  15. #define PCI_DEVICE_ID_INTEL_MRFLD_MMC 0x1190
  16. #define PCI_DEVICE_ID_INTEL_CLV_SDIO0 0x08f9
  17. #define PCI_DEVICE_ID_INTEL_CLV_SDIO1 0x08fa
  18. #define PCI_DEVICE_ID_INTEL_CLV_SDIO2 0x08fb
  19. #define PCI_DEVICE_ID_INTEL_CLV_EMMC0 0x08e5
  20. #define PCI_DEVICE_ID_INTEL_CLV_EMMC1 0x08e6
  21. #define PCI_DEVICE_ID_INTEL_QRK_SD 0x08A7
  22. #define PCI_DEVICE_ID_INTEL_SPT_EMMC 0x9d2b
  23. #define PCI_DEVICE_ID_INTEL_SPT_SDIO 0x9d2c
  24. #define PCI_DEVICE_ID_INTEL_SPT_SD 0x9d2d
  25. #define PCI_DEVICE_ID_INTEL_DNV_EMMC 0x19db
  26. #define PCI_DEVICE_ID_INTEL_BXT_SD 0x0aca
  27. #define PCI_DEVICE_ID_INTEL_BXT_EMMC 0x0acc
  28. #define PCI_DEVICE_ID_INTEL_BXT_SDIO 0x0ad0
  29. #define PCI_DEVICE_ID_INTEL_BXTM_SD 0x1aca
  30. #define PCI_DEVICE_ID_INTEL_BXTM_EMMC 0x1acc
  31. #define PCI_DEVICE_ID_INTEL_BXTM_SDIO 0x1ad0
  32. #define PCI_DEVICE_ID_INTEL_APL_SD 0x5aca
  33. #define PCI_DEVICE_ID_INTEL_APL_EMMC 0x5acc
  34. #define PCI_DEVICE_ID_INTEL_APL_SDIO 0x5ad0
  35. /*
  36. * PCI registers
  37. */
  38. #define PCI_SDHCI_IFPIO 0x00
  39. #define PCI_SDHCI_IFDMA 0x01
  40. #define PCI_SDHCI_IFVENDOR 0x02
  41. #define PCI_SLOT_INFO 0x40 /* 8 bits */
  42. #define PCI_SLOT_INFO_SLOTS(x) ((x >> 4) & 7)
  43. #define PCI_SLOT_INFO_FIRST_BAR_MASK 0x07
  44. #define MAX_SLOTS 8
  45. struct sdhci_pci_chip;
  46. struct sdhci_pci_slot;
  47. struct sdhci_pci_fixes {
  48. unsigned int quirks;
  49. unsigned int quirks2;
  50. bool allow_runtime_pm;
  51. bool own_cd_for_runtime_pm;
  52. int (*probe) (struct sdhci_pci_chip *);
  53. int (*probe_slot) (struct sdhci_pci_slot *);
  54. void (*remove_slot) (struct sdhci_pci_slot *, int);
  55. int (*suspend) (struct sdhci_pci_chip *);
  56. int (*resume) (struct sdhci_pci_chip *);
  57. const struct sdhci_ops *ops;
  58. };
  59. struct sdhci_pci_slot {
  60. struct sdhci_pci_chip *chip;
  61. struct sdhci_host *host;
  62. struct sdhci_pci_data *data;
  63. int rst_n_gpio;
  64. int cd_gpio;
  65. int cd_irq;
  66. char *cd_con_id;
  67. int cd_idx;
  68. bool cd_override_level;
  69. void (*hw_reset)(struct sdhci_host *host);
  70. int (*select_drive_strength)(struct sdhci_host *host,
  71. struct mmc_card *card,
  72. unsigned int max_dtr, int host_drv,
  73. int card_drv, int *drv_type);
  74. };
  75. struct sdhci_pci_chip {
  76. struct pci_dev *pdev;
  77. unsigned int quirks;
  78. unsigned int quirks2;
  79. bool allow_runtime_pm;
  80. const struct sdhci_pci_fixes *fixes;
  81. int num_slots; /* Slots on controller */
  82. struct sdhci_pci_slot *slots[MAX_SLOTS]; /* Pointers to host slots */
  83. };
  84. #endif /* __SDHCI_PCI_H */