Startseite Erkunden Hilfe
Anmelden
phreedom2600net
/
linux-libre
Beobachten 2
Favorit hinzufügen 0
Fork 0
Dateien Issues 0 Pull-Requests 0 Wiki
Struktur: c0b2c207da
Branches Tags
linux-libre
/
arch
/
xtensa
/
kernel
/
mxhead.S

mxhead.S 1.3 KB
Verlauf Originalformat

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263 
  1. /*
    2. 

  2.  * Xtensa Secondary Processors startup code.
    3. 

  3.  *
    4. 

  4.  * This file is subject to the terms and conditions of the GNU General Public
    5. 

  5.  * License.  See the file "COPYING" in the main directory of this archive
    6. 

  6.  * for more details.
    7. 

  7.  *
    8. 

  8.  * Copyright (C) 2001 - 2013 Tensilica Inc.
    9. 

  9.  *
    10. 

  10.  * Joe Taylor <joe@tensilica.com>
    11. 

  11.  * Chris Zankel <chris@zankel.net>
    12. 

  12.  * Marc Gauthier <marc@tensilica.com, marc@alumni.uwaterloo.ca>
    13. 

  13.  * Pete Delaney <piet@tensilica.com>
    14. 

  14.  */
    15. 

  15. 

  16. #include <linux/linkage.h>
    17. 

  17. 

  18. #include <asm/cacheasm.h>
    19. 

  19. #include <asm/initialize_mmu.h>
    20. 

  20. #include <asm/mxregs.h>
    21. 

  21. #include <asm/regs.h>
    22. 

  22. 

  23. 

  24. 	.section .SecondaryResetVector.text, "ax"
    25. 

  25. 

  26. 

  27. ENTRY(_SecondaryResetVector)
    28. 

  28. 	_j _SetupOCD
    29. 

  29. 

  30. 	.begin  no-absolute-literals
    31. 

  31. 	.literal_position
    32. 

  32. 

  33. _SetupOCD:
    34. 

  34. 	/*
    35. 

  35. 	 * Initialize WB, WS, and clear PS.EXCM (to allow loop instructions).
    36. 

  36. 	 * Set Interrupt Level just below XCHAL_DEBUGLEVEL to allow
    37. 

  37. 	 * xt-gdb to single step via DEBUG exceptions received directly
    38. 

  38. 	 * by ocd.
    39. 

  39. 	 */
    40. 

  40. 	movi	a1, 1
    41. 

  41. 	movi	a0, 0
    42. 

  42. 	wsr	a1, windowstart
    43. 

  43. 	wsr	a0, windowbase
    44. 

  44. 	rsync
    45. 

  45. 

  46. 	movi	a1, LOCKLEVEL
    47. 

  47. 	wsr	a1, ps
    48. 

  48. 	rsync
    49. 

  49. 

  50. _SetupMMU:
    51. 

  51. #ifdef CONFIG_INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX
    52. 

  52. 	initialize_mmu
    53. 

  53. #endif
    54. 

  54. 

  55. 	/*
    56. 

  56. 	 * Start Secondary Processors with NULL pointer to boot params.
    57. 

  57. 	 */
    58. 

  58. 	movi	a2, 0				#  a2 == NULL
    59. 

  59. 	movi	a3, _startup
    60. 

  60. 	jx	a3
    61. 

  61. 

  62. 	.end    no-absolute-literals
    63. 

  63.