fsl_msi.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*
  2. * Copyright (C) 2007-2008 Freescale Semiconductor, Inc. All rights reserved.
  3. *
  4. * Author: Tony Li <tony.li@freescale.com>
  5. * Jason Jin <Jason.jin@freescale.com>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; version 2 of the
  10. * License.
  11. *
  12. */
  13. #ifndef _POWERPC_SYSDEV_FSL_MSI_H
  14. #define _POWERPC_SYSDEV_FSL_MSI_H
  15. #include <linux/of.h>
  16. #include <asm/msi_bitmap.h>
  17. #define NR_MSI_REG_MSIIR 8 /* MSIIR can index 8 MSI registers */
  18. #define NR_MSI_REG_MSIIR1 16 /* MSIIR1 can index 16 MSI registers */
  19. #define NR_MSI_REG_MAX NR_MSI_REG_MSIIR1
  20. #define IRQS_PER_MSI_REG 32
  21. #define NR_MSI_IRQS_MAX (NR_MSI_REG_MAX * IRQS_PER_MSI_REG)
  22. #define FSL_PIC_IP_MASK 0x0000000F
  23. #define FSL_PIC_IP_MPIC 0x00000001
  24. #define FSL_PIC_IP_IPIC 0x00000002
  25. #define FSL_PIC_IP_VMPIC 0x00000003
  26. #define MSI_HW_ERRATA_ENDIAN 0x00000010
  27. struct fsl_msi_cascade_data;
  28. struct fsl_msi {
  29. struct irq_domain *irqhost;
  30. unsigned long cascade_irq;
  31. u32 msiir_offset; /* Offset of MSIIR, relative to start of CCSR */
  32. u32 ibs_shift; /* Shift of interrupt bit select */
  33. u32 srs_shift; /* Shift of the shared interrupt register select */
  34. void __iomem *msi_regs;
  35. u32 feature;
  36. struct fsl_msi_cascade_data *cascade_array[NR_MSI_REG_MAX];
  37. struct msi_bitmap bitmap;
  38. struct list_head list; /* support multiple MSI banks */
  39. phandle phandle;
  40. };
  41. #endif /* _POWERPC_SYSDEV_FSL_MSI_H */