mpc83xx.h 3.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. #ifndef __MPC83XX_H__
  2. #define __MPC83XX_H__
  3. #include <linux/init.h>
  4. #include <linux/device.h>
  5. #include <asm/pci-bridge.h>
  6. /* System Clock Control Register */
  7. #define MPC83XX_SCCR_OFFS 0xA08
  8. #define MPC83XX_SCCR_USB_MASK 0x00f00000
  9. #define MPC83XX_SCCR_USB_MPHCM_11 0x00c00000
  10. #define MPC83XX_SCCR_USB_MPHCM_01 0x00400000
  11. #define MPC83XX_SCCR_USB_MPHCM_10 0x00800000
  12. #define MPC83XX_SCCR_USB_DRCM_11 0x00300000
  13. #define MPC83XX_SCCR_USB_DRCM_01 0x00100000
  14. #define MPC83XX_SCCR_USB_DRCM_10 0x00200000
  15. #define MPC8315_SCCR_USB_MASK 0x00c00000
  16. #define MPC8315_SCCR_USB_DRCM_11 0x00c00000
  17. #define MPC8315_SCCR_USB_DRCM_01 0x00400000
  18. #define MPC837X_SCCR_USB_DRCM_11 0x00c00000
  19. /* system i/o configuration register low */
  20. #define MPC83XX_SICRL_OFFS 0x114
  21. #define MPC834X_SICRL_USB_MASK 0x60000000
  22. #define MPC834X_SICRL_USB0 0x20000000
  23. #define MPC834X_SICRL_USB1 0x40000000
  24. #define MPC831X_SICRL_USB_MASK 0x00000c00
  25. #define MPC831X_SICRL_USB_ULPI 0x00000800
  26. #define MPC8315_SICRL_USB_MASK 0x000000fc
  27. #define MPC8315_SICRL_USB_ULPI 0x00000054
  28. #define MPC837X_SICRL_USB_MASK 0xf0000000
  29. #define MPC837X_SICRL_USB_ULPI 0x50000000
  30. #define MPC837X_SICRL_USBB_MASK 0x30000000
  31. #define MPC837X_SICRL_SD 0x20000000
  32. /* system i/o configuration register high */
  33. #define MPC83XX_SICRH_OFFS 0x118
  34. #define MPC8308_SICRH_USB_MASK 0x000c0000
  35. #define MPC8308_SICRH_USB_ULPI 0x00040000
  36. #define MPC834X_SICRH_USB_UTMI 0x00020000
  37. #define MPC831X_SICRH_USB_MASK 0x000000e0
  38. #define MPC831X_SICRH_USB_ULPI 0x000000a0
  39. #define MPC8315_SICRH_USB_MASK 0x0000ff00
  40. #define MPC8315_SICRH_USB_ULPI 0x00000000
  41. #define MPC837X_SICRH_SPI_MASK 0x00000003
  42. #define MPC837X_SICRH_SD 0x00000001
  43. /* USB Control Register */
  44. #define FSL_USB2_CONTROL_OFFS 0x500
  45. #define CONTROL_UTMI_PHY_EN 0x00000200
  46. #define CONTROL_REFSEL_24MHZ 0x00000040
  47. #define CONTROL_REFSEL_48MHZ 0x00000080
  48. #define CONTROL_PHY_CLK_SEL_ULPI 0x00000400
  49. #define CONTROL_OTG_PORT 0x00000020
  50. /* USB PORTSC Registers */
  51. #define FSL_USB2_PORTSC1_OFFS 0x184
  52. #define FSL_USB2_PORTSC2_OFFS 0x188
  53. #define PORTSCX_PTW_16BIT 0x10000000
  54. #define PORTSCX_PTS_UTMI 0x00000000
  55. #define PORTSCX_PTS_ULPI 0x80000000
  56. /*
  57. * Declaration for the various functions exported by the
  58. * mpc83xx_* files. Mostly for use by mpc83xx_setup
  59. */
  60. extern void __noreturn mpc83xx_restart(char *cmd);
  61. extern long mpc83xx_time_init(void);
  62. extern int mpc837x_usb_cfg(void);
  63. extern int mpc834x_usb_cfg(void);
  64. extern int mpc831x_usb_cfg(void);
  65. extern void mpc83xx_ipic_init_IRQ(void);
  66. #ifdef CONFIG_QUICC_ENGINE
  67. extern void mpc83xx_qe_init_IRQ(void);
  68. extern void mpc83xx_ipic_and_qe_init_IRQ(void);
  69. #else
  70. static inline void __init mpc83xx_qe_init_IRQ(void) {}
  71. #define mpc83xx_ipic_and_qe_init_IRQ mpc83xx_ipic_init_IRQ
  72. #endif /* CONFIG_QUICC_ENGINE */
  73. #ifdef CONFIG_PCI
  74. extern void mpc83xx_setup_pci(void);
  75. #else
  76. #define mpc83xx_setup_pci() do {} while (0)
  77. #endif
  78. extern int mpc83xx_declare_of_platform_devices(void);
  79. extern void mpc83xx_setup_arch(void);
  80. #endif /* __MPC83XX_H__ */