vdk_axc003.dtsi 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /*
  2. * Copyright (C) 2013, 2014 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /*
  9. * Device tree for AXC003 CPU card: HS38x UP configuration (VDK version)
  10. */
  11. /include/ "skeleton_hs.dtsi"
  12. / {
  13. compatible = "snps,arc";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpu_card {
  17. compatible = "simple-bus";
  18. #address-cells = <1>;
  19. #size-cells = <1>;
  20. ranges = <0x00000000 0xf0000000 0x10000000>;
  21. core_clk: core_clk {
  22. #clock-cells = <0>;
  23. compatible = "fixed-clock";
  24. clock-frequency = <50000000>;
  25. };
  26. core_intc: archs-intc@cpu {
  27. compatible = "snps,archs-intc";
  28. interrupt-controller;
  29. #interrupt-cells = <1>;
  30. };
  31. debug_uart: dw-apb-uart@0x5000 {
  32. compatible = "snps,dw-apb-uart";
  33. reg = <0x5000 0x100>;
  34. clock-frequency = <2403200>;
  35. interrupt-parent = <&core_intc>;
  36. interrupts = <19>;
  37. baud = <115200>;
  38. reg-shift = <2>;
  39. reg-io-width = <4>;
  40. };
  41. };
  42. mb_intc: dw-apb-ictl@0xe0012000 {
  43. #interrupt-cells = <1>;
  44. compatible = "snps,dw-apb-ictl";
  45. reg = < 0xe0012000 0x200 >;
  46. interrupt-controller;
  47. interrupt-parent = <&core_intc>;
  48. interrupts = < 18 >;
  49. };
  50. memory {
  51. #address-cells = <1>;
  52. #size-cells = <1>;
  53. ranges = <0x00000000 0x80000000 0x40000000>;
  54. device_type = "memory";
  55. reg = <0x80000000 0x20000000>; /* 512MiB */
  56. };
  57. };