wm8974.h 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /*
  2. * wm8974.h -- WM8974 Soc Audio driver
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. #ifndef _WM8974_H
  9. #define _WM8974_H
  10. /* WM8974 register space */
  11. #define WM8974_RESET 0x0
  12. #define WM8974_POWER1 0x1
  13. #define WM8974_POWER2 0x2
  14. #define WM8974_POWER3 0x3
  15. #define WM8974_IFACE 0x4
  16. #define WM8974_COMP 0x5
  17. #define WM8974_CLOCK 0x6
  18. #define WM8974_ADD 0x7
  19. #define WM8974_GPIO 0x8
  20. #define WM8974_DAC 0xa
  21. #define WM8974_DACVOL 0xb
  22. #define WM8974_ADC 0xe
  23. #define WM8974_ADCVOL 0xf
  24. #define WM8974_EQ1 0x12
  25. #define WM8974_EQ2 0x13
  26. #define WM8974_EQ3 0x14
  27. #define WM8974_EQ4 0x15
  28. #define WM8974_EQ5 0x16
  29. #define WM8974_DACLIM1 0x18
  30. #define WM8974_DACLIM2 0x19
  31. #define WM8974_NOTCH1 0x1b
  32. #define WM8974_NOTCH2 0x1c
  33. #define WM8974_NOTCH3 0x1d
  34. #define WM8974_NOTCH4 0x1e
  35. #define WM8974_ALC1 0x20
  36. #define WM8974_ALC2 0x21
  37. #define WM8974_ALC3 0x22
  38. #define WM8974_NGATE 0x23
  39. #define WM8974_PLLN 0x24
  40. #define WM8974_PLLK1 0x25
  41. #define WM8974_PLLK2 0x26
  42. #define WM8974_PLLK3 0x27
  43. #define WM8974_ATTEN 0x28
  44. #define WM8974_INPUT 0x2c
  45. #define WM8974_INPPGA 0x2d
  46. #define WM8974_ADCBOOST 0x2f
  47. #define WM8974_OUTPUT 0x31
  48. #define WM8974_SPKMIX 0x32
  49. #define WM8974_SPKVOL 0x36
  50. #define WM8974_MONOMIX 0x38
  51. #define WM8974_CACHEREGNUM 57
  52. /* Clock divider Id's */
  53. #define WM8974_OPCLKDIV 0
  54. #define WM8974_MCLKDIV 1
  55. #define WM8974_BCLKDIV 2
  56. /* PLL Out dividers */
  57. #define WM8974_OPCLKDIV_1 (0 << 4)
  58. #define WM8974_OPCLKDIV_2 (1 << 4)
  59. #define WM8974_OPCLKDIV_3 (2 << 4)
  60. #define WM8974_OPCLKDIV_4 (3 << 4)
  61. /* BCLK clock dividers */
  62. #define WM8974_BCLKDIV_1 (0 << 2)
  63. #define WM8974_BCLKDIV_2 (1 << 2)
  64. #define WM8974_BCLKDIV_4 (2 << 2)
  65. #define WM8974_BCLKDIV_8 (3 << 2)
  66. #define WM8974_BCLKDIV_16 (4 << 2)
  67. #define WM8974_BCLKDIV_32 (5 << 2)
  68. /* MCLK clock dividers */
  69. #define WM8974_MCLKDIV_1 (0 << 5)
  70. #define WM8974_MCLKDIV_1_5 (1 << 5)
  71. #define WM8974_MCLKDIV_2 (2 << 5)
  72. #define WM8974_MCLKDIV_3 (3 << 5)
  73. #define WM8974_MCLKDIV_4 (4 << 5)
  74. #define WM8974_MCLKDIV_6 (5 << 5)
  75. #define WM8974_MCLKDIV_8 (6 << 5)
  76. #define WM8974_MCLKDIV_12 (7 << 5)
  77. #endif