tpci200.h 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /**
  2. * tpci200.h
  3. *
  4. * driver for the carrier TEWS TPCI-200
  5. *
  6. * Copyright (C) 2009-2012 CERN (www.cern.ch)
  7. * Author: Nicolas Serafini, EIC2 SA
  8. * Author: Samuel Iglesias Gonsalvez <siglesias@igalia.com>
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the Free
  12. * Software Foundation; version 2 of the License.
  13. */
  14. #ifndef _TPCI200_H_
  15. #define _TPCI200_H_
  16. #include <linux/limits.h>
  17. #include <linux/pci.h>
  18. #include <linux/spinlock.h>
  19. #include <linux/swab.h>
  20. #include <linux/io.h>
  21. #include <linux/ipack.h>
  22. #define TPCI200_NB_SLOT 0x4
  23. #define TPCI200_NB_BAR 0x6
  24. #define TPCI200_VENDOR_ID 0x1498
  25. #define TPCI200_DEVICE_ID 0x30C8
  26. #define TPCI200_SUBVENDOR_ID 0x1498
  27. #define TPCI200_SUBDEVICE_ID 0x300A
  28. #define TPCI200_CFG_MEM_BAR 0
  29. #define TPCI200_IP_INTERFACE_BAR 2
  30. #define TPCI200_IO_ID_INT_SPACES_BAR 3
  31. #define TPCI200_MEM16_SPACE_BAR 4
  32. #define TPCI200_MEM8_SPACE_BAR 5
  33. struct tpci200_regs {
  34. __le16 revision;
  35. /* writes to control should occur with the mutex held to protect
  36. * read-modify-write operations */
  37. __le16 control[4];
  38. __le16 reset;
  39. __le16 status;
  40. u8 reserved[242];
  41. } __packed;
  42. #define TPCI200_IFACE_SIZE 0x100
  43. #define TPCI200_IO_SPACE_OFF 0x0000
  44. #define TPCI200_IO_SPACE_INTERVAL 0x0100
  45. #define TPCI200_IO_SPACE_SIZE 0x0080
  46. #define TPCI200_ID_SPACE_OFF 0x0080
  47. #define TPCI200_ID_SPACE_INTERVAL 0x0100
  48. #define TPCI200_ID_SPACE_SIZE 0x0040
  49. #define TPCI200_INT_SPACE_OFF 0x00C0
  50. #define TPCI200_INT_SPACE_INTERVAL 0x0100
  51. #define TPCI200_INT_SPACE_SIZE 0x0040
  52. #define TPCI200_IOIDINT_SIZE 0x0400
  53. #define TPCI200_MEM8_SPACE_INTERVAL 0x00400000
  54. #define TPCI200_MEM8_SPACE_SIZE 0x00400000
  55. #define TPCI200_MEM16_SPACE_INTERVAL 0x00800000
  56. #define TPCI200_MEM16_SPACE_SIZE 0x00800000
  57. /* control field in tpci200_regs */
  58. #define TPCI200_INT0_EN 0x0040
  59. #define TPCI200_INT1_EN 0x0080
  60. #define TPCI200_INT0_EDGE 0x0010
  61. #define TPCI200_INT1_EDGE 0x0020
  62. #define TPCI200_ERR_INT_EN 0x0008
  63. #define TPCI200_TIME_INT_EN 0x0004
  64. #define TPCI200_RECOVER_EN 0x0002
  65. #define TPCI200_CLK32 0x0001
  66. /* reset field in tpci200_regs */
  67. #define TPCI200_A_RESET 0x0001
  68. #define TPCI200_B_RESET 0x0002
  69. #define TPCI200_C_RESET 0x0004
  70. #define TPCI200_D_RESET 0x0008
  71. /* status field in tpci200_regs */
  72. #define TPCI200_A_TIMEOUT 0x1000
  73. #define TPCI200_B_TIMEOUT 0x2000
  74. #define TPCI200_C_TIMEOUT 0x4000
  75. #define TPCI200_D_TIMEOUT 0x8000
  76. #define TPCI200_A_ERROR 0x0100
  77. #define TPCI200_B_ERROR 0x0200
  78. #define TPCI200_C_ERROR 0x0400
  79. #define TPCI200_D_ERROR 0x0800
  80. #define TPCI200_A_INT0 0x0001
  81. #define TPCI200_A_INT1 0x0002
  82. #define TPCI200_B_INT0 0x0004
  83. #define TPCI200_B_INT1 0x0008
  84. #define TPCI200_C_INT0 0x0010
  85. #define TPCI200_C_INT1 0x0020
  86. #define TPCI200_D_INT0 0x0040
  87. #define TPCI200_D_INT1 0x0080
  88. #define TPCI200_SLOT_INT_MASK 0x00FF
  89. /* PCI Configuration registers. The PCI bridge is a PLX Technology PCI9030. */
  90. #define LAS1_DESC 0x2C
  91. #define LAS2_DESC 0x30
  92. /* Bits in the LAS?_DESC registers */
  93. #define LAS_BIT_BIGENDIAN 24
  94. #define VME_IOID_SPACE "IOID"
  95. #define VME_MEM_SPACE "MEM"
  96. /**
  97. * struct slot_irq - slot IRQ definition.
  98. * @vector Vector number
  99. * @handler Handler called when IRQ arrives
  100. * @arg Handler argument
  101. *
  102. */
  103. struct slot_irq {
  104. struct ipack_device *holder;
  105. int vector;
  106. irqreturn_t (*handler)(void *);
  107. void *arg;
  108. };
  109. /**
  110. * struct tpci200_slot - data specific to the tpci200 slot.
  111. * @slot_id Slot identification gived to external interface
  112. * @irq Slot IRQ infos
  113. * @io_phys IO physical base address register of the slot
  114. * @id_phys ID physical base address register of the slot
  115. * @int_phys INT physical base address register of the slot
  116. * @mem_phys MEM physical base address register of the slot
  117. *
  118. */
  119. struct tpci200_slot {
  120. struct slot_irq *irq;
  121. };
  122. /**
  123. * struct tpci200_infos - informations specific of the TPCI200 tpci200.
  124. * @pci_dev PCI device
  125. * @interface_regs Pointer to IP interface space (Bar 2)
  126. * @ioidint_space Pointer to IP ID, IO and INT space (Bar 3)
  127. * @mem8_space Pointer to MEM space (Bar 4)
  128. *
  129. */
  130. struct tpci200_infos {
  131. struct pci_dev *pdev;
  132. struct pci_device_id *id_table;
  133. struct tpci200_regs __iomem *interface_regs;
  134. void __iomem *cfg_regs;
  135. struct ipack_bus_device *ipack_bus;
  136. };
  137. struct tpci200_board {
  138. unsigned int number;
  139. struct mutex mutex;
  140. spinlock_t regs_lock;
  141. struct tpci200_slot *slots;
  142. struct tpci200_infos *info;
  143. phys_addr_t mod_mem[IPACK_SPACE_COUNT];
  144. };
  145. #endif /* _TPCI200_H_ */