processor.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437
  1. /*
  2. * Initial setup-routines for HP 9000 based hardware.
  3. *
  4. * Copyright (C) 1991, 1992, 1995 Linus Torvalds
  5. * Modifications for PA-RISC (C) 1999-2008 Helge Deller <deller@gmx.de>
  6. * Modifications copyright 1999 SuSE GmbH (Philipp Rumpf)
  7. * Modifications copyright 2000 Martin K. Petersen <mkp@mkp.net>
  8. * Modifications copyright 2000 Philipp Rumpf <prumpf@tux.org>
  9. * Modifications copyright 2001 Ryan Bradetich <rbradetich@uswest.net>
  10. *
  11. * Initial PA-RISC Version: 04-23-1999 by Helge Deller
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License as published by
  15. * the Free Software Foundation; either version 2, or (at your option)
  16. * any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. *
  27. */
  28. #include <linux/delay.h>
  29. #include <linux/init.h>
  30. #include <linux/mm.h>
  31. #include <linux/module.h>
  32. #include <linux/seq_file.h>
  33. #include <linux/slab.h>
  34. #include <linux/cpu.h>
  35. #include <asm/param.h>
  36. #include <asm/cache.h>
  37. #include <asm/hardware.h> /* for register_parisc_driver() stuff */
  38. #include <asm/processor.h>
  39. #include <asm/page.h>
  40. #include <asm/pdc.h>
  41. #include <asm/pdcpat.h>
  42. #include <asm/irq.h> /* for struct irq_region */
  43. #include <asm/parisc-device.h>
  44. struct system_cpuinfo_parisc boot_cpu_data __read_mostly;
  45. EXPORT_SYMBOL(boot_cpu_data);
  46. #ifdef CONFIG_PA8X00
  47. int _parisc_requires_coherency __read_mostly;
  48. EXPORT_SYMBOL(_parisc_requires_coherency);
  49. #endif
  50. DEFINE_PER_CPU(struct cpuinfo_parisc, cpu_data);
  51. /*
  52. ** PARISC CPU driver - claim "device" and initialize CPU data structures.
  53. **
  54. ** Consolidate per CPU initialization into (mostly) one module.
  55. ** Monarch CPU will initialize boot_cpu_data which shouldn't
  56. ** change once the system has booted.
  57. **
  58. ** The callback *should* do per-instance initialization of
  59. ** everything including the monarch. "Per CPU" init code in
  60. ** setup.c:start_parisc() has migrated here and start_parisc()
  61. ** will call register_parisc_driver(&cpu_driver) before calling do_inventory().
  62. **
  63. ** The goal of consolidating CPU initialization into one place is
  64. ** to make sure all CPUs get initialized the same way.
  65. ** The code path not shared is how PDC hands control of the CPU to the OS.
  66. ** The initialization of OS data structures is the same (done below).
  67. */
  68. /**
  69. * init_cpu_profiler - enable/setup per cpu profiling hooks.
  70. * @cpunum: The processor instance.
  71. *
  72. * FIXME: doesn't do much yet...
  73. */
  74. static void
  75. init_percpu_prof(unsigned long cpunum)
  76. {
  77. struct cpuinfo_parisc *p;
  78. p = &per_cpu(cpu_data, cpunum);
  79. p->prof_counter = 1;
  80. p->prof_multiplier = 1;
  81. }
  82. /**
  83. * processor_probe - Determine if processor driver should claim this device.
  84. * @dev: The device which has been found.
  85. *
  86. * Determine if processor driver should claim this chip (return 0) or not
  87. * (return 1). If so, initialize the chip and tell other partners in crime
  88. * they have work to do.
  89. */
  90. static int processor_probe(struct parisc_device *dev)
  91. {
  92. unsigned long txn_addr;
  93. unsigned long cpuid;
  94. struct cpuinfo_parisc *p;
  95. #ifdef CONFIG_SMP
  96. if (num_online_cpus() >= nr_cpu_ids) {
  97. printk(KERN_INFO "num_online_cpus() >= nr_cpu_ids\n");
  98. return 1;
  99. }
  100. #else
  101. if (boot_cpu_data.cpu_count > 0) {
  102. printk(KERN_INFO "CONFIG_SMP=n ignoring additional CPUs\n");
  103. return 1;
  104. }
  105. #endif
  106. /* logical CPU ID and update global counter
  107. * May get overwritten by PAT code.
  108. */
  109. cpuid = boot_cpu_data.cpu_count;
  110. txn_addr = dev->hpa.start; /* for legacy PDC */
  111. #ifdef CONFIG_64BIT
  112. if (is_pdc_pat()) {
  113. ulong status;
  114. unsigned long bytecnt;
  115. pdc_pat_cell_mod_maddr_block_t *pa_pdc_cell;
  116. #undef USE_PAT_CPUID
  117. #ifdef USE_PAT_CPUID
  118. struct pdc_pat_cpu_num cpu_info;
  119. #endif
  120. pa_pdc_cell = kmalloc(sizeof (*pa_pdc_cell), GFP_KERNEL);
  121. if (!pa_pdc_cell)
  122. panic("couldn't allocate memory for PDC_PAT_CELL!");
  123. status = pdc_pat_cell_module(&bytecnt, dev->pcell_loc,
  124. dev->mod_index, PA_VIEW, pa_pdc_cell);
  125. BUG_ON(PDC_OK != status);
  126. /* verify it's the same as what do_pat_inventory() found */
  127. BUG_ON(dev->mod_info != pa_pdc_cell->mod_info);
  128. BUG_ON(dev->pmod_loc != pa_pdc_cell->mod_location);
  129. txn_addr = pa_pdc_cell->mod[0]; /* id_eid for IO sapic */
  130. kfree(pa_pdc_cell);
  131. #ifdef USE_PAT_CPUID
  132. /* We need contiguous numbers for cpuid. Firmware's notion
  133. * of cpuid is for physical CPUs and we just don't care yet.
  134. * We'll care when we need to query PAT PDC about a CPU *after*
  135. * boot time (ie shutdown a CPU from an OS perspective).
  136. */
  137. /* get the cpu number */
  138. status = pdc_pat_cpu_get_number(&cpu_info, dev->hpa.start);
  139. BUG_ON(PDC_OK != status);
  140. if (cpu_info.cpu_num >= NR_CPUS) {
  141. printk(KERN_WARNING "IGNORING CPU at 0x%x,"
  142. " cpu_slot_id > NR_CPUS"
  143. " (%ld > %d)\n",
  144. dev->hpa.start, cpu_info.cpu_num, NR_CPUS);
  145. /* Ignore CPU since it will only crash */
  146. boot_cpu_data.cpu_count--;
  147. return 1;
  148. } else {
  149. cpuid = cpu_info.cpu_num;
  150. }
  151. #endif
  152. }
  153. #endif
  154. p = &per_cpu(cpu_data, cpuid);
  155. boot_cpu_data.cpu_count++;
  156. /* initialize counters - CPU 0 gets it_value set in time_init() */
  157. if (cpuid)
  158. memset(p, 0, sizeof(struct cpuinfo_parisc));
  159. p->loops_per_jiffy = loops_per_jiffy;
  160. p->dev = dev; /* Save IODC data in case we need it */
  161. p->hpa = dev->hpa.start; /* save CPU hpa */
  162. p->cpuid = cpuid; /* save CPU id */
  163. p->txn_addr = txn_addr; /* save CPU IRQ address */
  164. #ifdef CONFIG_SMP
  165. /*
  166. ** FIXME: review if any other initialization is clobbered
  167. ** for boot_cpu by the above memset().
  168. */
  169. init_percpu_prof(cpuid);
  170. #endif
  171. /*
  172. ** CONFIG_SMP: init_smp_config() will attempt to get CPUs into
  173. ** OS control. RENDEZVOUS is the default state - see mem_set above.
  174. ** p->state = STATE_RENDEZVOUS;
  175. */
  176. #if 0
  177. /* CPU 0 IRQ table is statically allocated/initialized */
  178. if (cpuid) {
  179. struct irqaction actions[];
  180. /*
  181. ** itimer and ipi IRQ handlers are statically initialized in
  182. ** arch/parisc/kernel/irq.c. ie Don't need to register them.
  183. */
  184. actions = kmalloc(sizeof(struct irqaction)*MAX_CPU_IRQ, GFP_ATOMIC);
  185. if (!actions) {
  186. /* not getting it's own table, share with monarch */
  187. actions = cpu_irq_actions[0];
  188. }
  189. cpu_irq_actions[cpuid] = actions;
  190. }
  191. #endif
  192. /*
  193. * Bring this CPU up now! (ignore bootstrap cpuid == 0)
  194. */
  195. #ifdef CONFIG_SMP
  196. if (cpuid) {
  197. set_cpu_present(cpuid, true);
  198. cpu_up(cpuid);
  199. }
  200. #endif
  201. return 0;
  202. }
  203. /**
  204. * collect_boot_cpu_data - Fill the boot_cpu_data structure.
  205. *
  206. * This function collects and stores the generic processor information
  207. * in the boot_cpu_data structure.
  208. */
  209. void __init collect_boot_cpu_data(void)
  210. {
  211. memset(&boot_cpu_data, 0, sizeof(boot_cpu_data));
  212. boot_cpu_data.cpu_hz = 100 * PAGE0->mem_10msec; /* Hz of this PARISC */
  213. /* get CPU-Model Information... */
  214. #define p ((unsigned long *)&boot_cpu_data.pdc.model)
  215. if (pdc_model_info(&boot_cpu_data.pdc.model) == PDC_OK)
  216. printk(KERN_INFO
  217. "model %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
  218. p[0], p[1], p[2], p[3], p[4], p[5], p[6], p[7], p[8]);
  219. #undef p
  220. if (pdc_model_versions(&boot_cpu_data.pdc.versions, 0) == PDC_OK)
  221. printk(KERN_INFO "vers %08lx\n",
  222. boot_cpu_data.pdc.versions);
  223. if (pdc_model_cpuid(&boot_cpu_data.pdc.cpuid) == PDC_OK)
  224. printk(KERN_INFO "CPUID vers %ld rev %ld (0x%08lx)\n",
  225. (boot_cpu_data.pdc.cpuid >> 5) & 127,
  226. boot_cpu_data.pdc.cpuid & 31,
  227. boot_cpu_data.pdc.cpuid);
  228. if (pdc_model_capabilities(&boot_cpu_data.pdc.capabilities) == PDC_OK)
  229. printk(KERN_INFO "capabilities 0x%lx\n",
  230. boot_cpu_data.pdc.capabilities);
  231. if (pdc_model_sysmodel(boot_cpu_data.pdc.sys_model_name) == PDC_OK)
  232. printk(KERN_INFO "model %s\n",
  233. boot_cpu_data.pdc.sys_model_name);
  234. boot_cpu_data.hversion = boot_cpu_data.pdc.model.hversion;
  235. boot_cpu_data.sversion = boot_cpu_data.pdc.model.sversion;
  236. boot_cpu_data.cpu_type = parisc_get_cpu_type(boot_cpu_data.hversion);
  237. boot_cpu_data.cpu_name = cpu_name_version[boot_cpu_data.cpu_type][0];
  238. boot_cpu_data.family_name = cpu_name_version[boot_cpu_data.cpu_type][1];
  239. #ifdef CONFIG_PA8X00
  240. _parisc_requires_coherency = (boot_cpu_data.cpu_type == mako) ||
  241. (boot_cpu_data.cpu_type == mako2);
  242. #endif
  243. }
  244. /**
  245. * init_per_cpu - Handle individual processor initializations.
  246. * @cpunum: logical processor number.
  247. *
  248. * This function handles initialization for *every* CPU
  249. * in the system:
  250. *
  251. * o Set "default" CPU width for trap handlers
  252. *
  253. * o Enable FP coprocessor
  254. * REVISIT: this could be done in the "code 22" trap handler.
  255. * (frowands idea - that way we know which processes need FP
  256. * registers saved on the interrupt stack.)
  257. * NEWS FLASH: wide kernels need FP coprocessor enabled to handle
  258. * formatted printing of %lx for example (double divides I think)
  259. *
  260. * o Enable CPU profiling hooks.
  261. */
  262. int init_per_cpu(int cpunum)
  263. {
  264. int ret;
  265. struct pdc_coproc_cfg coproc_cfg;
  266. set_firmware_width();
  267. ret = pdc_coproc_cfg(&coproc_cfg);
  268. if(ret >= 0 && coproc_cfg.ccr_functional) {
  269. mtctl(coproc_cfg.ccr_functional, 10); /* 10 == Coprocessor Control Reg */
  270. /* FWIW, FP rev/model is a more accurate way to determine
  271. ** CPU type. CPU rev/model has some ambiguous cases.
  272. */
  273. per_cpu(cpu_data, cpunum).fp_rev = coproc_cfg.revision;
  274. per_cpu(cpu_data, cpunum).fp_model = coproc_cfg.model;
  275. if (cpunum == 0)
  276. printk(KERN_INFO "FP[%d] enabled: Rev %ld Model %ld\n",
  277. cpunum, coproc_cfg.revision, coproc_cfg.model);
  278. /*
  279. ** store status register to stack (hopefully aligned)
  280. ** and clear the T-bit.
  281. */
  282. asm volatile ("fstd %fr0,8(%sp)");
  283. } else {
  284. printk(KERN_WARNING "WARNING: No FP CoProcessor?!"
  285. " (coproc_cfg.ccr_functional == 0x%lx, expected 0xc0)\n"
  286. #ifdef CONFIG_64BIT
  287. "Halting Machine - FP required\n"
  288. #endif
  289. , coproc_cfg.ccr_functional);
  290. #ifdef CONFIG_64BIT
  291. mdelay(100); /* previous chars get pushed to console */
  292. panic("FP CoProc not reported");
  293. #endif
  294. }
  295. /* FUTURE: Enable Performance Monitor : ccr bit 0x20 */
  296. init_percpu_prof(cpunum);
  297. return ret;
  298. }
  299. /*
  300. * Display CPU info for all CPUs.
  301. */
  302. int
  303. show_cpuinfo (struct seq_file *m, void *v)
  304. {
  305. unsigned long cpu;
  306. for_each_online_cpu(cpu) {
  307. const struct cpuinfo_parisc *cpuinfo = &per_cpu(cpu_data, cpu);
  308. #ifdef CONFIG_SMP
  309. if (0 == cpuinfo->hpa)
  310. continue;
  311. #endif
  312. seq_printf(m, "processor\t: %lu\n"
  313. "cpu family\t: PA-RISC %s\n",
  314. cpu, boot_cpu_data.family_name);
  315. seq_printf(m, "cpu\t\t: %s\n", boot_cpu_data.cpu_name );
  316. /* cpu MHz */
  317. seq_printf(m, "cpu MHz\t\t: %d.%06d\n",
  318. boot_cpu_data.cpu_hz / 1000000,
  319. boot_cpu_data.cpu_hz % 1000000 );
  320. seq_printf(m, "capabilities\t:");
  321. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS32)
  322. seq_puts(m, " os32");
  323. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS64)
  324. seq_puts(m, " os64");
  325. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_IOPDIR_FDC)
  326. seq_puts(m, " iopdir_fdc");
  327. switch (boot_cpu_data.pdc.capabilities & PDC_MODEL_NVA_MASK) {
  328. case PDC_MODEL_NVA_SUPPORTED:
  329. seq_puts(m, " nva_supported");
  330. break;
  331. case PDC_MODEL_NVA_SLOW:
  332. seq_puts(m, " nva_slow");
  333. break;
  334. case PDC_MODEL_NVA_UNSUPPORTED:
  335. seq_puts(m, " needs_equivalent_aliasing");
  336. break;
  337. }
  338. seq_printf(m, " (0x%02lx)\n", boot_cpu_data.pdc.capabilities);
  339. seq_printf(m, "model\t\t: %s\n"
  340. "model name\t: %s\n",
  341. boot_cpu_data.pdc.sys_model_name,
  342. cpuinfo->dev ?
  343. cpuinfo->dev->name : "Unknown");
  344. seq_printf(m, "hversion\t: 0x%08x\n"
  345. "sversion\t: 0x%08x\n",
  346. boot_cpu_data.hversion,
  347. boot_cpu_data.sversion );
  348. /* print cachesize info */
  349. show_cache_info(m);
  350. seq_printf(m, "bogomips\t: %lu.%02lu\n",
  351. cpuinfo->loops_per_jiffy / (500000 / HZ),
  352. (cpuinfo->loops_per_jiffy / (5000 / HZ)) % 100);
  353. seq_printf(m, "software id\t: %ld\n\n",
  354. boot_cpu_data.pdc.model.sw_id);
  355. }
  356. return 0;
  357. }
  358. static const struct parisc_device_id processor_tbl[] = {
  359. { HPHW_NPROC, HVERSION_REV_ANY_ID, HVERSION_ANY_ID, SVERSION_ANY_ID },
  360. { 0, }
  361. };
  362. static struct parisc_driver cpu_driver = {
  363. .name = "CPU",
  364. .id_table = processor_tbl,
  365. .probe = processor_probe
  366. };
  367. /**
  368. * processor_init - Processor initialization procedure.
  369. *
  370. * Register this driver.
  371. */
  372. void __init processor_init(void)
  373. {
  374. register_parisc_driver(&cpu_driver);
  375. }