1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980 |
- /*
- * This file is subject to the terms and conditions of the GNU General Public
- * License. See the file "COPYING" in the main directory of this archive
- * for more details.
- *
- * Copyright (C) 2003, 07 Ralf Baechle
- */
- #ifndef __ASM_MACH_IP27_CPU_FEATURE_OVERRIDES_H
- #define __ASM_MACH_IP27_CPU_FEATURE_OVERRIDES_H
- #include <asm/cpu.h>
- /*
- * IP27 only comes with R1x000 family processors, all using the same config
- */
- #define cpu_has_tlb 1
- #define cpu_has_tlbinv 0
- #define cpu_has_segments 0
- #define cpu_has_eva 0
- #define cpu_has_htw 0
- #define cpu_has_rixiex 0
- #define cpu_has_maar 0
- #define cpu_has_rw_llb 0
- #define cpu_has_3kex 0
- #define cpu_has_4kex 1
- #define cpu_has_3k_cache 0
- #define cpu_has_4k_cache 1
- #define cpu_has_6k_cache 0
- #define cpu_has_8k_cache 0
- #define cpu_has_tx39_cache 0
- #define cpu_has_fpu 1
- #define cpu_has_nofpuex 0
- #define cpu_has_32fpr 1
- #define cpu_has_counter 1
- #define cpu_has_watch 1
- #define cpu_has_64bits 1
- #define cpu_has_divec 0
- #define cpu_has_vce 0
- #define cpu_has_cache_cdex_p 0
- #define cpu_has_cache_cdex_s 0
- #define cpu_has_prefetch 1
- #define cpu_has_mcheck 0
- #define cpu_has_ejtag 0
- #define cpu_has_llsc 1
- #define cpu_has_mips16 0
- #define cpu_has_mdmx 0
- #define cpu_has_mips3d 0
- #define cpu_has_smartmips 0
- #define cpu_has_rixi 0
- #define cpu_has_xpa 0
- #define cpu_has_vtag_icache 0
- #define cpu_has_dc_aliases 0
- #define cpu_has_ic_fills_f_dc 0
- #define cpu_icache_snoops_remote_store 1
- #define cpu_has_mips32r1 0
- #define cpu_has_mips32r2 0
- #define cpu_has_mips64r1 0
- #define cpu_has_mips64r2 0
- #define cpu_has_mips32r6 0
- #define cpu_has_mips64r6 0
- #define cpu_has_dsp 0
- #define cpu_has_dsp2 0
- #define cpu_has_mipsmt 0
- #define cpu_has_userlocal 0
- #define cpu_has_inclusive_pcaches 1
- #define cpu_hwrena_impl_bits 0
- #define cpu_has_perf_cntr_intr_bit 0
- #define cpu_has_vz 0
- #define cpu_has_fre 0
- #define cpu_has_cdmm 0
- #define cpu_dcache_line_size() 32
- #define cpu_icache_line_size() 64
- #define cpu_scache_line_size() 128
- #endif /* __ASM_MACH_IP27_CPU_FEATURE_OVERRIDES_H */
|