cacheflush.h 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 1994, 95, 96, 97, 98, 99, 2000, 01, 02, 03 by Ralf Baechle
  7. * Copyright (C) 1999, 2000, 2001 Silicon Graphics, Inc.
  8. */
  9. #ifndef _ASM_CACHEFLUSH_H
  10. #define _ASM_CACHEFLUSH_H
  11. /* Keep includes the same across arches. */
  12. #include <linux/mm.h>
  13. #include <asm/cpu-features.h>
  14. /* Cache flushing:
  15. *
  16. * - flush_cache_all() flushes entire cache
  17. * - flush_cache_mm(mm) flushes the specified mm context's cache lines
  18. * - flush_cache_dup mm(mm) handles cache flushing when forking
  19. * - flush_cache_page(mm, vmaddr, pfn) flushes a single page
  20. * - flush_cache_range(vma, start, end) flushes a range of pages
  21. * - flush_icache_range(start, end) flush a range of instructions
  22. * - flush_dcache_page(pg) flushes(wback&invalidates) a page for dcache
  23. *
  24. * MIPS specific flush operations:
  25. *
  26. * - flush_cache_sigtramp() flush signal trampoline
  27. * - flush_icache_all() flush the entire instruction cache
  28. * - flush_data_cache_page() flushes a page from the data cache
  29. * - __flush_icache_user_range(start, end) flushes range of user instructions
  30. */
  31. /*
  32. * This flag is used to indicate that the page pointed to by a pte
  33. * is dirty and requires cleaning before returning it to the user.
  34. */
  35. #define PG_dcache_dirty PG_arch_1
  36. #define Page_dcache_dirty(page) \
  37. test_bit(PG_dcache_dirty, &(page)->flags)
  38. #define SetPageDcacheDirty(page) \
  39. set_bit(PG_dcache_dirty, &(page)->flags)
  40. #define ClearPageDcacheDirty(page) \
  41. clear_bit(PG_dcache_dirty, &(page)->flags)
  42. extern void (*flush_cache_all)(void);
  43. extern void (*__flush_cache_all)(void);
  44. extern void (*flush_cache_mm)(struct mm_struct *mm);
  45. #define flush_cache_dup_mm(mm) do { (void) (mm); } while (0)
  46. extern void (*flush_cache_range)(struct vm_area_struct *vma,
  47. unsigned long start, unsigned long end);
  48. extern void (*flush_cache_page)(struct vm_area_struct *vma, unsigned long page, unsigned long pfn);
  49. extern void __flush_dcache_page(struct page *page);
  50. #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
  51. static inline void flush_dcache_page(struct page *page)
  52. {
  53. if (cpu_has_dc_aliases)
  54. __flush_dcache_page(page);
  55. else if (!cpu_has_ic_fills_f_dc)
  56. SetPageDcacheDirty(page);
  57. }
  58. #define flush_dcache_mmap_lock(mapping) do { } while (0)
  59. #define flush_dcache_mmap_unlock(mapping) do { } while (0)
  60. #define ARCH_HAS_FLUSH_ANON_PAGE
  61. extern void __flush_anon_page(struct page *, unsigned long);
  62. static inline void flush_anon_page(struct vm_area_struct *vma,
  63. struct page *page, unsigned long vmaddr)
  64. {
  65. if (cpu_has_dc_aliases && PageAnon(page))
  66. __flush_anon_page(page, vmaddr);
  67. }
  68. static inline void flush_icache_page(struct vm_area_struct *vma,
  69. struct page *page)
  70. {
  71. }
  72. extern void (*flush_icache_range)(unsigned long start, unsigned long end);
  73. extern void (*local_flush_icache_range)(unsigned long start, unsigned long end);
  74. extern void (*__flush_icache_user_range)(unsigned long start,
  75. unsigned long end);
  76. extern void (*__local_flush_icache_user_range)(unsigned long start,
  77. unsigned long end);
  78. extern void (*__flush_cache_vmap)(void);
  79. static inline void flush_cache_vmap(unsigned long start, unsigned long end)
  80. {
  81. if (cpu_has_dc_aliases)
  82. __flush_cache_vmap();
  83. }
  84. extern void (*__flush_cache_vunmap)(void);
  85. static inline void flush_cache_vunmap(unsigned long start, unsigned long end)
  86. {
  87. if (cpu_has_dc_aliases)
  88. __flush_cache_vunmap();
  89. }
  90. extern void copy_to_user_page(struct vm_area_struct *vma,
  91. struct page *page, unsigned long vaddr, void *dst, const void *src,
  92. unsigned long len);
  93. extern void copy_from_user_page(struct vm_area_struct *vma,
  94. struct page *page, unsigned long vaddr, void *dst, const void *src,
  95. unsigned long len);
  96. extern void (*flush_cache_sigtramp)(unsigned long addr);
  97. extern void (*flush_icache_all)(void);
  98. extern void (*local_flush_data_cache_page)(void * addr);
  99. extern void (*flush_data_cache_page)(unsigned long addr);
  100. /* Run kernel code uncached, useful for cache probing functions. */
  101. unsigned long run_uncached(void *func);
  102. extern void *kmap_coherent(struct page *page, unsigned long addr);
  103. extern void kunmap_coherent(void);
  104. extern void *kmap_noncoherent(struct page *page, unsigned long addr);
  105. static inline void kunmap_noncoherent(void)
  106. {
  107. kunmap_coherent();
  108. }
  109. #define ARCH_HAS_FLUSH_KERNEL_DCACHE_PAGE
  110. static inline void flush_kernel_dcache_page(struct page *page)
  111. {
  112. BUG_ON(cpu_has_dc_aliases && PageHighMem(page));
  113. flush_dcache_page(page);
  114. }
  115. /*
  116. * For now flush_kernel_vmap_range and invalidate_kernel_vmap_range both do a
  117. * cache writeback and invalidate operation.
  118. */
  119. extern void (*__flush_kernel_vmap_range)(unsigned long vaddr, int size);
  120. static inline void flush_kernel_vmap_range(void *vaddr, int size)
  121. {
  122. if (cpu_has_dc_aliases)
  123. __flush_kernel_vmap_range((unsigned long) vaddr, size);
  124. }
  125. static inline void invalidate_kernel_vmap_range(void *vaddr, int size)
  126. {
  127. if (cpu_has_dc_aliases)
  128. __flush_kernel_vmap_range((unsigned long) vaddr, size);
  129. }
  130. #endif /* _ASM_CACHEFLUSH_H */