dcscb_setup.S 1016 B

123456789101112131415161718192021222324252627282930313233343536373839
  1. /*
  2. * arch/arm/include/asm/dcscb_setup.S
  3. *
  4. * Created by: Dave Martin, 2012-06-22
  5. * Copyright: (C) 2012-2013 Linaro Limited
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/linkage.h>
  12. ENTRY(dcscb_power_up_setup)
  13. cmp r0, #0 @ check affinity level
  14. beq 2f
  15. /*
  16. * Enable cluster-level coherency, in preparation for turning on the MMU.
  17. * The ACTLR SMP bit does not need to be set here, because cpu_resume()
  18. * already restores that.
  19. *
  20. * A15/A7 may not require explicit L2 invalidation on reset, dependent
  21. * on hardware integration decisions.
  22. * For now, this code assumes that L2 is either already invalidated,
  23. * or invalidation is not required.
  24. */
  25. b cci_enable_port_for_self
  26. 2: @ Implementation-specific local CPU setup operations should go here,
  27. @ if any. In this case, there is nothing to do.
  28. bx lr
  29. ENDPROC(dcscb_power_up_setup)