首頁 探索 說明
登入
phreedom2600net
/
linux-libre
關註 2
讚好 0
複刻 0
檔案 問題管理 0 合併請求 0 Wiki
分支: audiocape
分支列表 標籤列表
linux-libre
/
arch
/
arm
/
mach-omap2
/
omap4-sar-layout.h

omap4-sar-layout.h 2.5 KB
永久連結 文件歷史 原始文件

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263 
  1. /*
    2. 

  2.  * omap4-sar-layout.h: OMAP4 SAR RAM layout header file
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 2011 Texas Instruments, Inc.
    5. 

  5.  *	Santosh Shilimkar <santosh.shilimkar@ti.com>
    6. 

  6.  *
    7. 

  7.  * This program is free software; you can redistribute it and/or modify
    8. 

  8.  * it under the terms of the GNU General Public License version 2 as
    9. 

  9.  * published by the Free Software Foundation.
    10. 

  10.  */
    11. 

  11. #ifndef OMAP_ARCH_OMAP4_SAR_LAYOUT_H
    12. 

  12. #define OMAP_ARCH_OMAP4_SAR_LAYOUT_H
    13. 

  13. 

  14. /*
    15. 

  15.  * SAR BANK offsets from base address OMAP44XX/54XX_SAR_RAM_BASE
    16. 

  16.  */
    17. 

  17. #define SAR_BANK1_OFFSET		0x0000
    18. 

  18. #define SAR_BANK2_OFFSET		0x1000
    19. 

  19. #define SAR_BANK3_OFFSET		0x2000
    20. 

  20. #define SAR_BANK4_OFFSET		0x3000
    21. 

  21. 

  22. /* Scratch pad memory offsets from SAR_BANK1 */
    23. 

  23. #define SCU_OFFSET0				0xfe4
    24. 

  24. #define SCU_OFFSET1				0xfe8
    25. 

  25. #define OMAP_TYPE_OFFSET			0xfec
    26. 

  26. #define L2X0_SAVE_OFFSET0			0xff0
    27. 

  27. #define L2X0_SAVE_OFFSET1			0xff4
    28. 

  28. #define L2X0_AUXCTRL_OFFSET			0xff8
    29. 

  29. #define L2X0_PREFETCH_CTRL_OFFSET		0xffc
    30. 

  30. 

  31. /* CPUx Wakeup Non-Secure Physical Address offsets in SAR_BANK3 */
    32. 

  32. #define CPU0_WAKEUP_NS_PA_ADDR_OFFSET		0xa04
    33. 

  33. #define CPU1_WAKEUP_NS_PA_ADDR_OFFSET		0xa08
    34. 

  34. #define OMAP5_CPU0_WAKEUP_NS_PA_ADDR_OFFSET	0xe00
    35. 

  35. #define OMAP5_CPU1_WAKEUP_NS_PA_ADDR_OFFSET	0xe04
    36. 

  36. 

  37. #define SAR_BACKUP_STATUS_OFFSET		(SAR_BANK3_OFFSET + 0x500)
    38. 

  38. #define SAR_SECURE_RAM_SIZE_OFFSET		(SAR_BANK3_OFFSET + 0x504)
    39. 

  39. #define SAR_SECRAM_SAVED_AT_OFFSET		(SAR_BANK3_OFFSET + 0x508)
    40. 

  40. 

  41. /* WakeUpGen save restore offset from OMAP44XX_SAR_RAM_BASE */
    42. 

  42. #define WAKEUPGENENB_OFFSET_CPU0		(SAR_BANK3_OFFSET + 0x684)
    43. 

  43. #define WAKEUPGENENB_SECURE_OFFSET_CPU0		(SAR_BANK3_OFFSET + 0x694)
    44. 

  44. #define WAKEUPGENENB_OFFSET_CPU1		(SAR_BANK3_OFFSET + 0x6a4)
    45. 

  45. #define WAKEUPGENENB_SECURE_OFFSET_CPU1		(SAR_BANK3_OFFSET + 0x6b4)
    46. 

  46. #define AUXCOREBOOT0_OFFSET			(SAR_BANK3_OFFSET + 0x6c4)
    47. 

  47. #define AUXCOREBOOT1_OFFSET			(SAR_BANK3_OFFSET + 0x6c8)
    48. 

  48. #define PTMSYNCREQ_MASK_OFFSET			(SAR_BANK3_OFFSET + 0x6cc)
    49. 

  49. #define PTMSYNCREQ_EN_OFFSET			(SAR_BANK3_OFFSET + 0x6d0)
    50. 

  50. #define SAR_BACKUP_STATUS_WAKEUPGEN		0x10
    51. 

  51. 

  52. /* WakeUpGen save restore offset from OMAP54XX_SAR_RAM_BASE */
    53. 

  53. #define OMAP5_WAKEUPGENENB_OFFSET_CPU0		(SAR_BANK3_OFFSET + 0x9dc)
    54. 

  54. #define OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU0	(SAR_BANK3_OFFSET + 0x9f0)
    55. 

  55. #define OMAP5_WAKEUPGENENB_OFFSET_CPU1		(SAR_BANK3_OFFSET + 0xa04)
    56. 

  56. #define OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU1	(SAR_BANK3_OFFSET + 0xa18)
    57. 

  57. #define OMAP5_AUXCOREBOOT0_OFFSET		(SAR_BANK3_OFFSET + 0xa2c)
    58. 

  58. #define OMAP5_AUXCOREBOOT1_OFFSET		(SAR_BANK3_OFFSET + 0x930)
    59. 

  59. #define OMAP5_AMBA_IF_MODE_OFFSET		(SAR_BANK3_OFFSET + 0xa34)
    60. 

  60. #define OMAP5_SAR_BACKUP_STATUS_OFFSET		(SAR_BANK3_OFFSET + 0x800)
    61. 

  61. 

  62. #endif
    63. 

  63.