irq.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. /*
  2. * Interrupt routines for Gemini
  3. *
  4. * Copyright (C) 2001-2006 Storlink, Corp.
  5. * Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. */
  12. #include <linux/init.h>
  13. #include <linux/io.h>
  14. #include <linux/ioport.h>
  15. #include <linux/stddef.h>
  16. #include <linux/list.h>
  17. #include <linux/sched.h>
  18. #include <linux/cpu.h>
  19. #include <asm/irq.h>
  20. #include <asm/mach/irq.h>
  21. #include <asm/system_misc.h>
  22. #include <mach/hardware.h>
  23. #define IRQ_SOURCE(base_addr) (base_addr + 0x00)
  24. #define IRQ_MASK(base_addr) (base_addr + 0x04)
  25. #define IRQ_CLEAR(base_addr) (base_addr + 0x08)
  26. #define IRQ_TMODE(base_addr) (base_addr + 0x0C)
  27. #define IRQ_TLEVEL(base_addr) (base_addr + 0x10)
  28. #define IRQ_STATUS(base_addr) (base_addr + 0x14)
  29. #define FIQ_SOURCE(base_addr) (base_addr + 0x20)
  30. #define FIQ_MASK(base_addr) (base_addr + 0x24)
  31. #define FIQ_CLEAR(base_addr) (base_addr + 0x28)
  32. #define FIQ_TMODE(base_addr) (base_addr + 0x2C)
  33. #define FIQ_LEVEL(base_addr) (base_addr + 0x30)
  34. #define FIQ_STATUS(base_addr) (base_addr + 0x34)
  35. static void gemini_ack_irq(struct irq_data *d)
  36. {
  37. __raw_writel(1 << d->irq, IRQ_CLEAR(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  38. }
  39. static void gemini_mask_irq(struct irq_data *d)
  40. {
  41. unsigned int mask;
  42. mask = __raw_readl(IRQ_MASK(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  43. mask &= ~(1 << d->irq);
  44. __raw_writel(mask, IRQ_MASK(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  45. }
  46. static void gemini_unmask_irq(struct irq_data *d)
  47. {
  48. unsigned int mask;
  49. mask = __raw_readl(IRQ_MASK(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  50. mask |= (1 << d->irq);
  51. __raw_writel(mask, IRQ_MASK(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  52. }
  53. static struct irq_chip gemini_irq_chip = {
  54. .name = "INTC",
  55. .irq_ack = gemini_ack_irq,
  56. .irq_mask = gemini_mask_irq,
  57. .irq_unmask = gemini_unmask_irq,
  58. };
  59. static struct resource irq_resource = {
  60. .name = "irq_handler",
  61. .start = GEMINI_INTERRUPT_BASE,
  62. .end = FIQ_STATUS(GEMINI_INTERRUPT_BASE) + 4,
  63. };
  64. void __init gemini_init_irq(void)
  65. {
  66. unsigned int i, mode = 0, level = 0;
  67. /*
  68. * Disable the idle handler by default since it is buggy
  69. * For more info see arch/arm/mach-gemini/idle.c
  70. */
  71. cpu_idle_poll_ctrl(true);
  72. request_resource(&iomem_resource, &irq_resource);
  73. for (i = 0; i < NR_IRQS; i++) {
  74. irq_set_chip(i, &gemini_irq_chip);
  75. if((i >= IRQ_TIMER1 && i <= IRQ_TIMER3) || (i >= IRQ_SERIRQ0 && i <= IRQ_SERIRQ1)) {
  76. irq_set_handler(i, handle_edge_irq);
  77. mode |= 1 << i;
  78. level |= 1 << i;
  79. } else {
  80. irq_set_handler(i, handle_level_irq);
  81. }
  82. irq_clear_status_flags(i, IRQ_NOREQUEST | IRQ_NOPROBE);
  83. }
  84. /* Disable all interrupts */
  85. __raw_writel(0, IRQ_MASK(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  86. __raw_writel(0, FIQ_MASK(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  87. /* Set interrupt mode */
  88. __raw_writel(mode, IRQ_TMODE(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  89. __raw_writel(level, IRQ_TLEVEL(IO_ADDRESS(GEMINI_INTERRUPT_BASE)));
  90. }