kirkwood-blackarmor-nas220.dts 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174
  1. /*
  2. * Device Tree file for Seagate Blackarmor NAS220
  3. *
  4. * Copyright (C) 2014 Evgeni Dobrev <evgeni@studio-punkt.com>
  5. *
  6. * Licensed under GPLv2 or later.
  7. */
  8. /dts-v1/;
  9. #include <dt-bindings/gpio/gpio.h>
  10. #include <dt-bindings/input/input.h>
  11. #include "kirkwood.dtsi"
  12. #include "kirkwood-6192.dtsi"
  13. / {
  14. model = "Seagate Blackarmor NAS220";
  15. compatible = "seagate,blackarmor-nas220","marvell,kirkwood-88f6192",
  16. "marvell,kirkwood";
  17. memory { /* 128 MB */
  18. device_type = "memory";
  19. reg = <0x00000000 0x8000000>;
  20. };
  21. chosen {
  22. bootargs = "console=ttyS0,115200n8";
  23. stdout-path = &uart0;
  24. };
  25. gpio_poweroff {
  26. compatible = "gpio-poweroff";
  27. gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
  28. };
  29. gpio_keys {
  30. compatible = "gpio-keys";
  31. reset {
  32. label = "Reset";
  33. linux,code = <KEY_POWER>;
  34. gpios = <&gpio0 29 GPIO_ACTIVE_HIGH>;
  35. };
  36. button {
  37. label = "Power";
  38. linux,code = <KEY_SLEEP>;
  39. gpios = <&gpio0 26 GPIO_ACTIVE_LOW>;
  40. };
  41. };
  42. gpio-leds {
  43. compatible = "gpio-leds";
  44. blue-power {
  45. label = "nas220:blue:power";
  46. gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>;
  47. linux,default-trigger = "default-on";
  48. };
  49. };
  50. regulators {
  51. compatible = "simple-bus";
  52. #address-cells = <1>;
  53. #size-cells = <0>;
  54. pinctrl-0 = <&pmx_power_sata0 &pmx_power_sata1>;
  55. pinctrl-names = "default";
  56. sata0_power: regulator@1 {
  57. compatible = "regulator-fixed";
  58. reg = <1>;
  59. regulator-name = "SATA0 Power";
  60. regulator-min-microvolt = <5000000>;
  61. regulator-max-microvolt = <5000000>;
  62. enable-active-high;
  63. regulator-always-on;
  64. regulator-boot-on;
  65. gpio = <&gpio0 24 GPIO_ACTIVE_LOW>;
  66. };
  67. sata1_power: regulator@2 {
  68. compatible = "regulator-fixed";
  69. reg = <2>;
  70. regulator-name = "SATA1 Power";
  71. regulator-min-microvolt = <5000000>;
  72. regulator-max-microvolt = <5000000>;
  73. enable-active-high;
  74. regulator-always-on;
  75. regulator-boot-on;
  76. gpio = <&gpio0 28 GPIO_ACTIVE_LOW>;
  77. };
  78. };
  79. };
  80. /*
  81. * Serial port routed to connector CN5
  82. *
  83. * pin 1 - TX (CPU's TX)
  84. * pin 4 - RX (CPU's RX)
  85. * pin 6 - GND
  86. */
  87. &uart0 {
  88. status = "okay";
  89. };
  90. &pinctrl {
  91. pinctrl-0 = <&pmx_button_reset &pmx_button_power>;
  92. pinctrl-names = "default";
  93. pmx_act_sata0: pmx-act-sata0 {
  94. marvell,pins = "mpp15";
  95. marvell,function = "sata0";
  96. };
  97. pmx_act_sata1: pmx-act-sata1 {
  98. marvell,pins = "mpp16";
  99. marvell,function = "sata1";
  100. };
  101. pmx_power_sata0: pmx-power-sata0 {
  102. marvell,pins = "mpp24";
  103. marvell,function = "gpio";
  104. };
  105. pmx_power_sata1: pmx-power-sata1 {
  106. marvell,pins = "mpp28";
  107. marvell,function = "gpio";
  108. };
  109. pmx_button_reset: pmx-button-reset {
  110. marvell,pins = "mpp29";
  111. marvell,function = "gpio";
  112. };
  113. pmx_button_power: pmx-button-power {
  114. marvell,pins = "mpp26";
  115. marvell,function = "gpio";
  116. };
  117. };
  118. &sata {
  119. status = "okay";
  120. nr-ports = <2>;
  121. };
  122. &i2c0 {
  123. status = "okay";
  124. adt7476: thermal@2e {
  125. compatible = "adi,adt7476";
  126. reg = <0x2e>;
  127. };
  128. };
  129. &nand {
  130. status = "okay";
  131. };
  132. &mdio {
  133. status = "okay";
  134. ethphy0: ethernet-phy@8 {
  135. reg = <8>;
  136. };
  137. };
  138. &eth0 {
  139. status = "okay";
  140. ethernet0-port@0 {
  141. phy-handle = <&ethphy0>;
  142. };
  143. };