keystone-k2e-clocks.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /*
  2. * Copyright 2014 Texas Instruments, Inc.
  3. *
  4. * Keystone 2 Edison SoC specific device tree
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. clocks {
  11. mainpllclk: mainpllclk@2310110 {
  12. #clock-cells = <0>;
  13. compatible = "ti,keystone,main-pll-clock";
  14. clocks = <&refclksys>;
  15. reg = <0x02620350 4>, <0x02310110 4>, <0x02310108 4>;
  16. reg-names = "control", "multiplier", "post-divider";
  17. };
  18. papllclk: papllclk@2620358 {
  19. #clock-cells = <0>;
  20. compatible = "ti,keystone,pll-clock";
  21. clocks = <&refclkpass>;
  22. clock-output-names = "papllclk";
  23. reg = <0x02620358 4>;
  24. reg-names = "control";
  25. };
  26. ddr3apllclk: ddr3apllclk@2620360 {
  27. #clock-cells = <0>;
  28. compatible = "ti,keystone,pll-clock";
  29. clocks = <&refclkddr3a>;
  30. clock-output-names = "ddr-3a-pll-clk";
  31. reg = <0x02620360 4>;
  32. reg-names = "control";
  33. };
  34. clkusb1: clkusb1 {
  35. #clock-cells = <0>;
  36. compatible = "ti,keystone,psc-clock";
  37. clocks = <&chipclk16>;
  38. clock-output-names = "usb1";
  39. reg = <0x02350004 0xb00>, <0x02350000 0x400>;
  40. reg-names = "control", "domain";
  41. domain-id = <0>;
  42. };
  43. clkhyperlink0: clkhyperlink0 {
  44. #clock-cells = <0>;
  45. compatible = "ti,keystone,psc-clock";
  46. clocks = <&chipclk12>;
  47. clock-output-names = "hyperlink-0";
  48. reg = <0x02350030 0xb00>, <0x02350014 0x400>;
  49. reg-names = "control", "domain";
  50. domain-id = <5>;
  51. };
  52. clkpcie1: clkpcie1 {
  53. #clock-cells = <0>;
  54. compatible = "ti,keystone,psc-clock";
  55. clocks = <&chipclk12>;
  56. clock-output-names = "pcie1";
  57. reg = <0x0235006c 0xb00>, <0x02350048 0x400>;
  58. reg-names = "control", "domain";
  59. domain-id = <18>;
  60. };
  61. clkxge: clkxge {
  62. #clock-cells = <0>;
  63. compatible = "ti,keystone,psc-clock";
  64. clocks = <&chipclk13>;
  65. clock-output-names = "xge";
  66. reg = <0x023500c8 0xb00>, <0x02350074 0x400>;
  67. reg-names = "control", "domain";
  68. domain-id = <29>;
  69. };
  70. };