imx6q-sbc6x.dts 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. /*
  2. * Copyright 2013 Pavel Machek <pavel@denx.de>
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License V2.
  6. */
  7. /dts-v1/;
  8. #include "imx6q.dtsi"
  9. / {
  10. model = "MicroSys sbc6x board";
  11. compatible = "microsys,sbc6x", "fsl,imx6q";
  12. memory {
  13. reg = <0x10000000 0x80000000>;
  14. };
  15. };
  16. &fec {
  17. pinctrl-names = "default";
  18. pinctrl-0 = <&pinctrl_enet>;
  19. phy-mode = "rgmii";
  20. status = "okay";
  21. };
  22. &iomuxc {
  23. imx6q-sbc6x {
  24. pinctrl_enet: enetgrp {
  25. fsl,pins = <
  26. MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
  27. MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
  28. MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
  29. MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
  30. MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
  31. MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
  32. MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
  33. MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
  34. MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
  35. MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
  36. MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
  37. MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
  38. MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
  39. MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
  40. MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
  41. MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
  42. >;
  43. };
  44. pinctrl_uart1: uart1grp {
  45. fsl,pins = <
  46. MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
  47. MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
  48. >;
  49. };
  50. pinctrl_usbotg: usbotggrp {
  51. fsl,pins = <
  52. MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
  53. >;
  54. };
  55. pinctrl_usdhc3: usdhc3grp {
  56. fsl,pins = <
  57. MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
  58. MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
  59. MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
  60. MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
  61. MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
  62. MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
  63. >;
  64. };
  65. };
  66. };
  67. &uart1 {
  68. pinctrl-names = "default";
  69. pinctrl-0 = <&pinctrl_uart1>;
  70. status = "okay";
  71. };
  72. &usbotg {
  73. pinctrl-names = "default";
  74. pinctrl-0 = <&pinctrl_usbotg>;
  75. disable-over-current;
  76. status = "okay";
  77. };
  78. &usdhc3 {
  79. pinctrl-names = "default";
  80. pinctrl-0 = <&pinctrl_usdhc3>;
  81. status = "okay";
  82. };