imx53-tx53-x03x.dts 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. /*
  2. * Copyright 2013 Lothar Waßmann <LW@KARO-electronics.de>
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /dts-v1/;
  12. #include "imx53-tx53.dtsi"
  13. #include <dt-bindings/input/input.h>
  14. #include <dt-bindings/interrupt-controller/irq.h>
  15. #include <dt-bindings/pwm/pwm.h>
  16. / {
  17. model = "Ka-Ro electronics TX53 module (LCD)";
  18. compatible = "karo,tx53", "fsl,imx53";
  19. aliases {
  20. display = &display;
  21. };
  22. soc {
  23. display: display@di0 {
  24. compatible = "fsl,imx-parallel-display";
  25. interface-pix-fmt = "rgb24";
  26. pinctrl-names = "default";
  27. pinctrl-0 = <&pinctrl_rgb24_vga1>;
  28. status = "okay";
  29. port {
  30. display0_in: endpoint {
  31. remote-endpoint = <&ipu_di0_disp0>;
  32. };
  33. };
  34. display-timings {
  35. VGA {
  36. clock-frequency = <25200000>;
  37. hactive = <640>;
  38. vactive = <480>;
  39. hback-porch = <48>;
  40. hsync-len = <96>;
  41. hfront-porch = <16>;
  42. vback-porch = <31>;
  43. vsync-len = <2>;
  44. vfront-porch = <12>;
  45. hsync-active = <0>;
  46. vsync-active = <0>;
  47. de-active = <1>;
  48. pixelclk-active = <0>;
  49. };
  50. ETV570 {
  51. clock-frequency = <25200000>;
  52. hactive = <640>;
  53. vactive = <480>;
  54. hback-porch = <114>;
  55. hsync-len = <30>;
  56. hfront-porch = <16>;
  57. vback-porch = <32>;
  58. vsync-len = <3>;
  59. vfront-porch = <10>;
  60. hsync-active = <0>;
  61. vsync-active = <0>;
  62. de-active = <1>;
  63. pixelclk-active = <0>;
  64. };
  65. ET0350 {
  66. clock-frequency = <6413760>;
  67. hactive = <320>;
  68. vactive = <240>;
  69. hback-porch = <34>;
  70. hsync-len = <34>;
  71. hfront-porch = <20>;
  72. vback-porch = <15>;
  73. vsync-len = <3>;
  74. vfront-porch = <4>;
  75. hsync-active = <0>;
  76. vsync-active = <0>;
  77. de-active = <1>;
  78. pixelclk-active = <0>;
  79. };
  80. ET0430 {
  81. clock-frequency = <9009000>;
  82. hactive = <480>;
  83. vactive = <272>;
  84. hback-porch = <2>;
  85. hsync-len = <41>;
  86. hfront-porch = <2>;
  87. vback-porch = <2>;
  88. vsync-len = <10>;
  89. vfront-porch = <2>;
  90. hsync-active = <0>;
  91. vsync-active = <0>;
  92. de-active = <1>;
  93. pixelclk-active = <1>;
  94. };
  95. ET0500 {
  96. clock-frequency = <33264000>;
  97. hactive = <800>;
  98. vactive = <480>;
  99. hback-porch = <88>;
  100. hsync-len = <128>;
  101. hfront-porch = <40>;
  102. vback-porch = <33>;
  103. vsync-len = <2>;
  104. vfront-porch = <10>;
  105. hsync-active = <0>;
  106. vsync-active = <0>;
  107. de-active = <1>;
  108. pixelclk-active = <0>;
  109. };
  110. ET0700 { /* same as ET0500 */
  111. clock-frequency = <33264000>;
  112. hactive = <800>;
  113. vactive = <480>;
  114. hback-porch = <88>;
  115. hsync-len = <128>;
  116. hfront-porch = <40>;
  117. vback-porch = <33>;
  118. vsync-len = <2>;
  119. vfront-porch = <10>;
  120. hsync-active = <0>;
  121. vsync-active = <0>;
  122. de-active = <1>;
  123. pixelclk-active = <0>;
  124. };
  125. ETQ570 {
  126. clock-frequency = <6596040>;
  127. hactive = <320>;
  128. vactive = <240>;
  129. hback-porch = <38>;
  130. hsync-len = <30>;
  131. hfront-porch = <30>;
  132. vback-porch = <16>;
  133. vsync-len = <3>;
  134. vfront-porch = <4>;
  135. hsync-active = <0>;
  136. vsync-active = <0>;
  137. de-active = <1>;
  138. pixelclk-active = <0>;
  139. };
  140. };
  141. };
  142. };
  143. backlight: backlight {
  144. compatible = "pwm-backlight";
  145. pwms = <&pwm2 0 500000 PWM_POLARITY_INVERTED>;
  146. power-supply = <&reg_3v3>;
  147. brightness-levels = <
  148. 0 1 2 3 4 5 6 7 8 9
  149. 10 11 12 13 14 15 16 17 18 19
  150. 20 21 22 23 24 25 26 27 28 29
  151. 30 31 32 33 34 35 36 37 38 39
  152. 40 41 42 43 44 45 46 47 48 49
  153. 50 51 52 53 54 55 56 57 58 59
  154. 60 61 62 63 64 65 66 67 68 69
  155. 70 71 72 73 74 75 76 77 78 79
  156. 80 81 82 83 84 85 86 87 88 89
  157. 90 91 92 93 94 95 96 97 98 99
  158. 100
  159. >;
  160. default-brightness-level = <50>;
  161. };
  162. regulators {
  163. reg_lcd_pwr: regulator@5 {
  164. compatible = "regulator-fixed";
  165. reg = <5>;
  166. regulator-name = "LCD POWER";
  167. regulator-min-microvolt = <3300000>;
  168. regulator-max-microvolt = <3300000>;
  169. gpio = <&gpio2 31 GPIO_ACTIVE_HIGH>;
  170. enable-active-high;
  171. regulator-boot-on;
  172. };
  173. reg_lcd_reset: regulator@6 {
  174. compatible = "regulator-fixed";
  175. reg = <6>;
  176. regulator-name = "LCD RESET";
  177. regulator-min-microvolt = <3300000>;
  178. regulator-max-microvolt = <3300000>;
  179. gpio = <&gpio3 29 GPIO_ACTIVE_HIGH>;
  180. enable-active-high;
  181. regulator-boot-on;
  182. };
  183. };
  184. };
  185. &i2c3 {
  186. pinctrl-names = "default";
  187. pinctrl-0 = <&pinctrl_i2c3>;
  188. status = "okay";
  189. sgtl5000: codec@0a {
  190. compatible = "fsl,sgtl5000";
  191. reg = <0x0a>;
  192. VDDA-supply = <&reg_2v5>;
  193. VDDIO-supply = <&reg_3v3>;
  194. clocks = <&mclk>;
  195. };
  196. polytouch: edt-ft5x06@38 {
  197. compatible = "edt,edt-ft5x06";
  198. reg = <0x38>;
  199. pinctrl-names = "default";
  200. pinctrl-0 = <&pinctrl_edt_ft5x06_1>;
  201. interrupt-parent = <&gpio6>;
  202. interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
  203. reset-gpios = <&gpio2 22 GPIO_ACTIVE_LOW>;
  204. wake-gpios = <&gpio2 21 GPIO_ACTIVE_HIGH>;
  205. };
  206. touchscreen: tsc2007@48 {
  207. compatible = "ti,tsc2007";
  208. reg = <0x48>;
  209. pinctrl-names = "default";
  210. pinctrl-0 = <&pinctrl_tsc2007>;
  211. interrupt-parent = <&gpio3>;
  212. interrupts = <26 0>;
  213. gpios = <&gpio3 26 GPIO_ACTIVE_LOW>;
  214. ti,x-plate-ohms = <660>;
  215. wakeup-source;
  216. };
  217. };
  218. &iomuxc {
  219. imx53-tx53-x03x {
  220. pinctrl_edt_ft5x06_1: edt-ft5x06grp-1 {
  221. fsl,pins = <
  222. MX53_PAD_NANDF_CS2__GPIO6_15 0x1f0 /* Interrupt */
  223. MX53_PAD_EIM_A16__GPIO2_22 0x04 /* Reset */
  224. MX53_PAD_EIM_A17__GPIO2_21 0x04 /* Wake */
  225. >;
  226. };
  227. pinctrl_kpp: kppgrp {
  228. fsl,pins = <
  229. MX53_PAD_GPIO_9__KPP_COL_6 0x1f4
  230. MX53_PAD_GPIO_4__KPP_COL_7 0x1f4
  231. MX53_PAD_KEY_COL2__KPP_COL_2 0x1f4
  232. MX53_PAD_KEY_COL3__KPP_COL_3 0x1f4
  233. MX53_PAD_GPIO_2__KPP_ROW_6 0x1f4
  234. MX53_PAD_GPIO_5__KPP_ROW_7 0x1f4
  235. MX53_PAD_KEY_ROW2__KPP_ROW_2 0x1f4
  236. MX53_PAD_KEY_ROW3__KPP_ROW_3 0x1f4
  237. >;
  238. };
  239. pinctrl_rgb24_vga1: rgb24-vgagrp1 {
  240. fsl,pins = <
  241. MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK 0x5
  242. MX53_PAD_DI0_PIN15__IPU_DI0_PIN15 0x5
  243. MX53_PAD_DI0_PIN2__IPU_DI0_PIN2 0x5
  244. MX53_PAD_DI0_PIN3__IPU_DI0_PIN3 0x5
  245. MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0 0x5
  246. MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1 0x5
  247. MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2 0x5
  248. MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3 0x5
  249. MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4 0x5
  250. MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5 0x5
  251. MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6 0x5
  252. MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7 0x5
  253. MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8 0x5
  254. MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9 0x5
  255. MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10 0x5
  256. MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11 0x5
  257. MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12 0x5
  258. MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13 0x5
  259. MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14 0x5
  260. MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15 0x5
  261. MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16 0x5
  262. MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17 0x5
  263. MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18 0x5
  264. MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19 0x5
  265. MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20 0x5
  266. MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21 0x5
  267. MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22 0x5
  268. MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23 0x5
  269. >;
  270. };
  271. pinctrl_tsc2007: tsc2007grp {
  272. fsl,pins = <
  273. MX53_PAD_EIM_D26__GPIO3_26 0x1f0 /* Interrupt */
  274. >;
  275. };
  276. };
  277. };
  278. &ipu_di0_disp0 {
  279. remote-endpoint = <&display0_in>;
  280. };
  281. &kpp {
  282. pinctrl-names = "default";
  283. pinctrl-0 = <&pinctrl_kpp>;
  284. /* sample keymap */
  285. /* row/col 0,1 are mapped to KPP row/col 6,7 */
  286. linux,keymap = <
  287. MATRIX_KEY(6, 6, KEY_POWER)
  288. MATRIX_KEY(6, 7, KEY_KP0)
  289. MATRIX_KEY(6, 2, KEY_KP1)
  290. MATRIX_KEY(6, 3, KEY_KP2)
  291. MATRIX_KEY(7, 6, KEY_KP3)
  292. MATRIX_KEY(7, 7, KEY_KP4)
  293. MATRIX_KEY(7, 2, KEY_KP5)
  294. MATRIX_KEY(7, 3, KEY_KP6)
  295. MATRIX_KEY(2, 6, KEY_KP7)
  296. MATRIX_KEY(2, 7, KEY_KP8)
  297. MATRIX_KEY(2, 2, KEY_KP9)
  298. >;
  299. status = "okay";
  300. };