exynos4412.dtsi 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /*
  2. * Samsung's Exynos4412 SoC device tree source
  3. *
  4. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * Samsung's Exynos4412 SoC device nodes are listed in this file. Exynos4412
  8. * based board files can include this file and provide values for board specfic
  9. * bindings.
  10. *
  11. * Note: This file does not include device nodes for all the controllers in
  12. * Exynos4412 SoC. As device tree coverage for Exynos4412 increases, additional
  13. * nodes can be added to this file.
  14. *
  15. * This program is free software; you can redistribute it and/or modify
  16. * it under the terms of the GNU General Public License version 2 as
  17. * published by the Free Software Foundation.
  18. */
  19. #include "exynos4x12.dtsi"
  20. / {
  21. compatible = "samsung,exynos4412", "samsung,exynos4";
  22. cpus {
  23. #address-cells = <1>;
  24. #size-cells = <0>;
  25. cpu0: cpu@A00 {
  26. device_type = "cpu";
  27. compatible = "arm,cortex-a9";
  28. reg = <0xA00>;
  29. clocks = <&clock CLK_ARM_CLK>;
  30. clock-names = "cpu";
  31. operating-points-v2 = <&cpu0_opp_table>;
  32. cooling-min-level = <13>;
  33. cooling-max-level = <7>;
  34. #cooling-cells = <2>; /* min followed by max */
  35. };
  36. cpu@A01 {
  37. device_type = "cpu";
  38. compatible = "arm,cortex-a9";
  39. reg = <0xA01>;
  40. operating-points-v2 = <&cpu0_opp_table>;
  41. };
  42. cpu@A02 {
  43. device_type = "cpu";
  44. compatible = "arm,cortex-a9";
  45. reg = <0xA02>;
  46. operating-points-v2 = <&cpu0_opp_table>;
  47. };
  48. cpu@A03 {
  49. device_type = "cpu";
  50. compatible = "arm,cortex-a9";
  51. reg = <0xA03>;
  52. operating-points-v2 = <&cpu0_opp_table>;
  53. };
  54. };
  55. cpu0_opp_table: opp_table0 {
  56. compatible = "operating-points-v2";
  57. opp-shared;
  58. opp@200000000 {
  59. opp-hz = /bits/ 64 <200000000>;
  60. opp-microvolt = <900000>;
  61. clock-latency-ns = <200000>;
  62. };
  63. opp@300000000 {
  64. opp-hz = /bits/ 64 <300000000>;
  65. opp-microvolt = <900000>;
  66. clock-latency-ns = <200000>;
  67. };
  68. opp@400000000 {
  69. opp-hz = /bits/ 64 <400000000>;
  70. opp-microvolt = <925000>;
  71. clock-latency-ns = <200000>;
  72. };
  73. opp@500000000 {
  74. opp-hz = /bits/ 64 <500000000>;
  75. opp-microvolt = <950000>;
  76. clock-latency-ns = <200000>;
  77. };
  78. opp@600000000 {
  79. opp-hz = /bits/ 64 <600000000>;
  80. opp-microvolt = <975000>;
  81. clock-latency-ns = <200000>;
  82. };
  83. opp@700000000 {
  84. opp-hz = /bits/ 64 <700000000>;
  85. opp-microvolt = <987500>;
  86. clock-latency-ns = <200000>;
  87. };
  88. opp@800000000 {
  89. opp-hz = /bits/ 64 <800000000>;
  90. opp-microvolt = <1000000>;
  91. clock-latency-ns = <200000>;
  92. opp-suspend;
  93. };
  94. opp@900000000 {
  95. opp-hz = /bits/ 64 <900000000>;
  96. opp-microvolt = <1037500>;
  97. clock-latency-ns = <200000>;
  98. };
  99. opp@1000000000 {
  100. opp-hz = /bits/ 64 <1000000000>;
  101. opp-microvolt = <1087500>;
  102. clock-latency-ns = <200000>;
  103. };
  104. opp@1100000000 {
  105. opp-hz = /bits/ 64 <1100000000>;
  106. opp-microvolt = <1137500>;
  107. clock-latency-ns = <200000>;
  108. };
  109. opp@1200000000 {
  110. opp-hz = /bits/ 64 <1200000000>;
  111. opp-microvolt = <1187500>;
  112. clock-latency-ns = <200000>;
  113. };
  114. opp@1300000000 {
  115. opp-hz = /bits/ 64 <1300000000>;
  116. opp-microvolt = <1250000>;
  117. clock-latency-ns = <200000>;
  118. };
  119. opp@1400000000 {
  120. opp-hz = /bits/ 64 <1400000000>;
  121. opp-microvolt = <1287500>;
  122. clock-latency-ns = <200000>;
  123. };
  124. cpu0_opp_1500: opp@1500000000 {
  125. opp-hz = /bits/ 64 <1500000000>;
  126. opp-microvolt = <1350000>;
  127. clock-latency-ns = <200000>;
  128. turbo-mode;
  129. };
  130. };
  131. pmu {
  132. interrupts = <2 2>, <3 2>, <18 2>, <19 2>;
  133. };
  134. };
  135. &pmu_system_controller {
  136. compatible = "samsung,exynos4412-pmu", "syscon";
  137. };
  138. &combiner {
  139. samsung,combiner-nr = <20>;
  140. };
  141. &gic {
  142. cpu-offset = <0x4000>;
  143. };